










# 模数地参考点要分开 单点接地

VR SEBCS:  
 VOUT= 1.05V  
 VBOOT= 1.05V  
 AC & RIPPLE TOL: +/-25mV  
 TOTAL DC AC & RIPPLE TOL: +/-30mV  
 LOAD LINE: 0 uOHMS  
 IOUT: 9.7A (MAX)  
 IOPT: 7.7A (TDC)  
 LOAD STEP: 6.5A(9.5A-3.0A)  
 DI/DT: 15A/us  
 FSW: 1MHz  
 SVID: 038







ROUTE ISENSE SIGNALS AS DIFF PAIR  
 10 MIL WIDTH, 5 MIL SPACING IN A QUIET INTERNAL LAYER




REV	DATE	BY	CHKD
1			

# PVNN\_PCH\_VR

VR SPECs:  
 VOUT= 0.55V-1.05V  
 VBOOT:1.0V  
 AC & RIFPLE TOL: +/-26.6V @ 0.77V  
 TOTAL DC,AC & RIFPLE TOL: +/-4.5V  
 LOAD LINE:0 MOHM  
 IOUT: 5.5A (MAX)  
 IOUTP: 5.2A (TDC)  
 LOAD REG:1.8(1.5, 5.5-3.1A)  
 DI/DOT: 20A/us  
 PSR: 19dB  
 STC: 95A







Rev	Description	Date
1	Initial Release	2023-10-27



ROUTE ISENSE SIGNALS AS DIFF PAIR  
 10 MIL WIDTH, 5 MIL SPACING IN A QUIET INTERNAL LAYER

REV	DATE	BY	CHKD
1			
2			
3			
4			
5			





ROUTE ISENSE SIGNALS AS DIFF PAIR  
10 MIL WIDTH, 5 MIL SPACING IN A QUIET INTERNAL LAYER

Rev	By	Date
1		



SVID: 00H  
 VBOOT: 1.8V  
 VR SPECS:  
 IOUT: 73A (MAX)  
 TOTAL DC, AC & RIPPLE TOL: +/-26mV  
 LOAD LINE: 2 mOhms  
 AC & RIPPLE TOL: NA  
 DI/DT: 180A/uS  
 IOUT: 38A (TDC)  
 VOUT=SVID(1.5V-2V) VNMOMIAL: 1.8V  
 LOAD STEP: 37A(36A-73A)  
 FSW: 800KHz

Non-Default Mode  
 Controller programmed through pin-strapping


调整VR电阻, 在SLEWA上拉电阻:  
 20200728

- 设计需要注意点:
1. mode电阻设置;
  2. TMON电阻设置;
  3. ISENSE反馈线路设置;
  4. 配置电阻设置;
  5. 补偿线路设置;
  6. SVID走线;



Table 8. Overload Reduction (OSR) Function

MODE	OSR	MODE OF OPERATION
00	00	Normal
01	00	Normal
02	00	Normal
03	00	Normal
04	00	Normal
05	00	Normal
06	00	Normal
07	00	Normal
08	00	Normal
09	00	Normal
0A	00	Normal
0B	00	Normal
0C	00	Normal
0D	00	Normal
0E	00	Normal
0F	00	Normal


VR01: 1.8V  
 VR02: 1.8V  
 VR03: 1.8V  
 VR04: 1.8V  
 VR05: 1.8V  
 VR06: 1.8V  
 VR07: 1.8V  
 VR08: 1.8V  
 VR09: 1.8V  
 VR10: 1.8V  
 VR11: 1.8V  
 VR12: 1.8V  
 VR13: 1.8V  
 VR14: 1.8V  
 VR15: 1.8V  
 VR16: 1.8V  
 VR17: 1.8V  
 VR18: 1.8V  
 VR19: 1.8V  
 VR20: 1.8V  
 VR21: 1.8V  
 VR22: 1.8V  
 VR23: 1.8V  
 VR24: 1.8V  
 VR25: 1.8V  
 VR26: 1.8V  
 VR27: 1.8V  
 VR28: 1.8V  
 VR29: 1.8V  
 VR30: 1.8V  
 VR31: 1.8V  
 VR32: 1.8V  
 VR33: 1.8V  
 VR34: 1.8V  
 VR35: 1.8V  
 VR36: 1.8V  
 VR37: 1.8V  
 VR38: 1.8V  
 VR39: 1.8V  
 VR40: 1.8V  
 VR41: 1.8V  
 VR42: 1.8V  
 VR43: 1.8V  
 VR44: 1.8V  
 VR45: 1.8V  
 VR46: 1.8V  
 VR47: 1.8V  
 VR48: 1.8V  
 VR49: 1.8V  
 VR50: 1.8V  
 VR51: 1.8V  
 VR52: 1.8V  
 VR53: 1.8V  
 VR54: 1.8V  
 VR55: 1.8V  
 VR56: 1.8V  
 VR57: 1.8V  
 VR58: 1.8V  
 VR59: 1.8V  
 VR60: 1.8V  
 VR61: 1.8V  
 VR62: 1.8V  
 VR63: 1.8V  
 VR64: 1.8V  
 VR65: 1.8V  
 VR66: 1.8V  
 VR67: 1.8V  
 VR68: 1.8V  
 VR69: 1.8V  
 VR70: 1.8V  
 VR71: 1.8V  
 VR72: 1.8V  
 VR73: 1.8V  
 VR74: 1.8V  
 VR75: 1.8V  
 VR76: 1.8V  
 VR77: 1.8V  
 VR78: 1.8V  
 VR79: 1.8V  
 VR80: 1.8V  
 VR81: 1.8V  
 VR82: 1.8V  
 VR83: 1.8V  
 VR84: 1.8V  
 VR85: 1.8V  
 VR86: 1.8V  
 VR87: 1.8V  
 VR88: 1.8V  
 VR89: 1.8V  
 VR90: 1.8V  
 VR91: 1.8V  
 VR92: 1.8V  
 VR93: 1.8V  
 VR94: 1.8V  
 VR95: 1.8V  
 VR96: 1.8V  
 VR97: 1.8V  
 VR98: 1.8V  
 VR99: 1.8V  
 VR100: 1.8V



Rev	0
Date	
Author	
Checker	
Appr	



CAP



ROUTE ISENSE SIGNALS AS DIFF PAIR  
 10 MIL WIDTH, 5 MIL SPACING IN 2 QUIET INTERNAL LAYER

REV	DATE	BY	CHKD
1			