

TONSEL:On-time adjustment pin.
365 kHz/460 kHz setting: connect to VREG5
300 kHz/375 kHz setting: connect to VREG3

VREG5 $\rightarrow$ R523 0/4 W10 TONSEL



SKIPSEL
OOA auto skip: Connect to VREG3
PWM only: Connect to VREF
Auto skip: Connect to GND


VREG3 $\rightarrow$ R524 0/4 W10 SKIPSEL


ENC
VREG3 : Enable Channel 1 and Channel 2.
GND : Disable all circuit

VREG3 $\rightarrow$ R533 4.7K/4
C451 0.1u/25V/XSR/4

EN0
Open : LDos on.
GND : Disable all circuit.







VNN,max=1.3V
 Icc,max=3500mA
 Icc,TDC=3500mA
 Icc,ocp=5250mA
 Icc,slew rate=500mA/us
 DC_LL=0mΩ
 Vboot=1V
 SetVID_FAST=10mv/us
 SVID Address=01

Power Rail (SoC)	N3000 (TDP-4W) (SDP-3W) (DC) (S0 I _{max}) (mA)	N3050 (TDP-6W) (SDP-4W) (DC) (S0 I _{max}) (mA)	N3700 (TDP-6W) (SDP-4W) (QC) (S0 I _{max}) (mA)	N3150 (TDP-6W) (SDP-4W) (QC) (I _{max} , mA)	S3 I _{max} (mA)	S4 I _{max} (mA)	S5 I _{max} (mA)
VCC0+VCC1 (merged)	3600	3600	7700	7700	0	0	0
VGG	11000	11000	11000	11000	0	0	0
VNN	3500	3500	3500	3500	175	175	175
V1P05A	1900	2000	2000	2000	15	15	15
V1P15S	500	500	500	500	0	0	0
V1P24A	500	500	500	500	5	5	5
V1P5S or V1P8S	20	20	20	20	1	0	0
V1P8A	550	550	550	550	5	5	5
V3P3A_PRIME	200	200	200	200	1	1	1
LPC IO (3.3V)	148	148	148	148	1	1	1
VSDIO (3.3V)	141	141	141	141	1	0	0
VSDIO (1.8V)	93	93	93	93	1	0	0
VDDQ (1.35V)	2400	2400	2400	2400	15	0	0
VCC_RTC	1	1	1	1	1	1	1

Notes:

- VCC_RTC Iccmax in G3 state is 6uA. This current specification is valid at an ambient temperature of 25°C with 3V coin cell battery
- The data in this table only represent peak or worst case conditions and does NOT represent sustained or average current requirements.
- The data in this table should ONLY be used for power delivery or voltage regulator (VR) design. These numbers should only be used as guidance to enable appropriate power delivery or voltage regulator part selection and should not be used for Battery Life analysis

