

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

NORTH

- 1 - ALERT
- 2 - DRDY
- 3 - FAULT
- 4 - CONV
- 5 - CELL6
- 6 - CELL5
- 7 - SCLK
- 8 - CS
- 9 - SDO
- 10 - SDI

NORTH

4

CAUTION
HIGH VOLTAGE

INDIVIDUAL GROUND PLANES ARE NECESSARY FOR PROPER NOISE REJECTION AND STABILITY OF THESE CIRCUITS

NOTE: The ground reference per circuit block is unique
The most negative connection of CELL0 is the ground reference for each chip.

DO NOT connect ground references from different chips

Only the ground reference CELL0 of circuit 1 is safe to connect non-isolated test equipment grounds.

ALL RESISTERS 1% UNLESS NOTED

- 1 - POPULATE THESE COMPONENTS TO STACK SOUTH
USE 1K 0603 RESISTORS OR ADJUST AS NEEDED
- 2 - REMOVE THESE COMPONENTS TO STACK SOUTH
- 3 - REMOVE THESE COMPONENTS TO STACK NORTH
- 4 - POPULATE THESE COMPONENTS TO STACK NORTH
USE 1K 0603 RESISTORS OR ADJUST AS NEEDED

- 5 - THESE CAPACITORS ARE USED IN DESIGNS THAT HAVE HIGH NOISE LEVELS WHEN STACKING IC'S. USE 22pF - 100pF CAPS AS NEEDED (33pF 50V 0603 NPO 10% ARE THE DEFAULT CAPACITORS)

- 6 - LOCATE THESE RESISTORS
CLOSE TO THE MOST NORTH IC
- 7 - LOCATE THESE RESISTORS
CLOSE TO THE MOST SOUTH IC
- 8 - LOCATE THESE RESISTORS
CLOSE TO THE MOST NORTH IC
- 9 - LOCATE THESE RESISTORS
CLOSE TO THE MOST SOUTH IC


ISOLATED
CONTROLLER INTERFACE

- 1 3.3V
- 2 FAULT
- 3 ALERT
- 4 DRDY
- 5 CONV
- 6 GND
- 7 MOSI
- 8 MISO
- 9 CS
- 10 CLK

USB GUI INTERFACE

- 1 SCL
- 2 GND
- 3 SDA
- 4 SMD
- 5 MISO
- 6 SDO
- 7 SCLK
- 8 MOS
- 9 CS
- 10 GND

FEET/Mounting holes



NOT INSTALLED

SOUTH

- 1 - ALERT
- 2 - DRDY
- 3 - FAULT
- 4 - CONV
- 5 - VSS
- 6 - VSS
- 7 - SCLK
- 8 - CS
- 9 - SDO
- 10 - SDI

SHEET 1

COMPANY: Texas Instruments				
TITLE: bq76PL536BEVM-3 Stack Design				
<Code>				
DRAWN: Roger Hwang	DATED: 3/15/2013	CHECKED: <Checked By>	DATED: <Checked Date>	CODE:
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SIZE: D	DRAWING NO: PWR004	REV: B
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	DATE: 02/22/2013	SHEET: 5F

ALL RESISTERS 1% UNLESS NOTED
** - Locate these components
very close to U1.


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

10 - THESE RESISTORS ARE USED TO INCREASE THE CURRENT
LEVELS IN THE VERTICAL COMMS LINES IN DESIGNS THAT HAVE HIGH
NOISE LEVELS OR LONG CABLE LENGTHS IN THE VERTICAL COMMS
USE 2.0MEG RESISTORS WHEN NEEDED.

THE GPIA FILTER COMPONENTS ARE NOT POPULATED
11 - REMOVE THESE PARTS AND POPULATE THE FILTER AS NEEDED

S - SLAVE MODE REMOVE THE H RESISTOR
USE A 100K RESISTOR IN THE S LOCATION

H - HOST MODE REMOVE THE S RESISTOR
USE A 0R0 RESISTOR IN THE H POSITION (DEFAULT)




COMPANY: Texas Instruments			
TITLE: bq76PL536BEVM-3 Stack Design			
CODE: < Code >			
DRAWN: Roger Hwang	DATED: 3/15/2013	SIZE: D	DRAWING NO: CIRCUIT 1 PWR004
CHECKED: <Checked By>	DATED: <Checked Date>	REV: B	
QUALITY CONTROL: <QC By>	DATED: <QC Date>		
RELEASED: <Release By>	DATED: <Release Date>		

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

ALL RESISTERS 1 % UNLESS NOTED

** - Locate these components very close to U2.

THE GPIA FILTER COMPONENTS ARE NOT POPULATED
 12 - REMOVE THESE PARTS AND POPULATE THE FILTER AS NEEDED




CAUTION
HIGH VOLTAGE

 NOT INSTALLED


CAUTION
HIGH VOLTAGE

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:


ALL RESISTERS 1 % UNLESS NOTED

** - Locate these components
very close to U3.

THE GPIA FILTER COMPONENTS ARE NOT POPULATED

13 - REMOVE THESE PARTS AND POPULATE THE FILTER AS NEEDED

14 - THIS RESISTOR IS USED TO INCREASE THE CURRENT LEVELS IN THE
VERTICAL COMMS LINES IN DESIGNS THAT HAVE HIGH NOISE LEVELS
OR LONG CABLE LENGTHS IN THE VERTICAL COMM PATHS.
USE A 512K RESISTOR WHEN NEEDED




DRAWN: Roger Hwang		DATED: 3/15/2013		< Code >				
<Checked By>		DATED: <Checked Date>		CODE:	SIZE:	DRAWING NO:		REV:
QUALITY CONTROL: < QC By>		DATED: < QC Date>		D	D	CIRCUIT 3 PWR004		B
RELEASED: <Release By>		DATED: <Release Date>				SHEET 4 OF 5		

COMPANY: Texas Instruments	
TITLE: bq76PL536BEVM-3 Stack Design <Code>	
SCALE:< Scale>	
SHEET4 OF 5	

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

ALL RESISTERS 1 % UNLESS NOTED

CAUTION: WHEN USING AN EXTERNAL MICROCONTROLLER
PULL UP RESISTORS CAN APPLY VOLTAGE TO THE MICRO WHEN
THE MICRO IS POWERED DOWN.CAUTION
HIGH VOLTAGEISOLATION BOUNDRY
48 MIL ISOLATION REQUIRED

DATA FLAGS

3.3V_SW[1.5V]
FAULT[1]
ALERT[1]
DRDY [1]
CONV [1]

SPI / I2C

GPIO0/I2C(SDA)[1]
GPIO1/I2C(SCL)[1]
CS [1]
SIMO[1]
SCLK[1]
SOM[1]USB
INPUT
4.5-5.5VDCJP19 A = 3.3VDC
JP19 B = 5.0VDC

5V_USB[1]

NOT INSTALLED

CAUTION
HIGH VOLTAGE

DRAWN: Roger Hwang		DATED: 3/15/2013		< Code >				
< Checked >		DATED: < Checked Date >		CODE:	SIZE:	DRAWING NO: ISOLATOR PWR004		REV:
QUALITY CONTROL: < QC By >		DATED: < QC Date >			D			B
RELEASED: < Release By >		DATED: < Release Date >		SCALE: < Scale >			SHEET 5 OF 5	