

Power Tips #98: Designing a DCM flyback converter

John Betten, Texas Instruments

Many low-power and low-current applications use a discontinuous-conduction-mode (DCM) flyback converter. DCM operation is characterized by the rectifier current decreasing to zero before the start of the next switching cycle. This benefits the field-effect transistor (FET) and rectifier losses, and often reduces the transformer size.

By comparison, continuous-conduction-mode (CCM) operation maintains rectifier current conduction through the end of the switching period. CCM operation is best suited for medium- to high-power applications. For flyback design trade-offs and power-stage equations for a CCM flyback, see [“Power Tips #76: Flyback converter design considerations”](#) and [“Power Tips #77: Designing a CCM flyback converter.”](#) But if you have a low-power application for a DCM flyback, read on. This article provides equations and a step-by-step methodology to guide you through the design process.

Figure 1 shows a simplified flyback schematic, while Figure 2 details the key component switching waveforms of DCM operation. Operation starts when FET Q1 turns on for duty cycle D. The current in the primary winding of T1, which always starts at zero, reaches a peak set by the primary winding inductance, input voltage and on-time t1. During this FET on-time, diode D1 is reverse-biased because of T1’s secondary winding polarity, forcing all output current to be supplied by output capacitor COUT during times t1 and t3.




Figure 1: This simplified flyback converter can operate in either DCM or CCM.

When Q1 turns off during period 1-D, T1’s secondary voltage polarity reverses, which allows D1 to conduct current to the load and recharge COUT. Current in D1 decreases linearly from its peak to zero during time t2. Once T1’s stored energy is depleted, only residual ringing occurs during the remainder of period t3. This ringing is primarily due to T1 magnetizing inductance and Q1, D1 and T1 parasitic capacitances. This is easily seen in Q1’s drain voltage during t3, which drops from VIN plus the reflected output voltage back to VIN, since T1 cannot support a voltage once current flow stops. Currents in CIN and COUT are identical to Q1 and D1, but without a DC offset.

Shaded areas A and B highlight the volt-microsecond products of the transformer during t1 and t2 that must be in balance to prevent saturation. Referenced to the secondary side, “A” represents $(V_{in}/N_p) \times t_1$. “B” represents $(V_{out} + V_d) \times t_2$, where N_p/N_s is the transformer primary-to-secondary turns ratio.

Without an adequate dead time for t_3 , CCM operation may occur. While transitioning between DCM and CCM is acceptable, this article evaluates only DCM operation.




Figure 2: The key voltage and current switching waveforms for a DCM flyback.

Table 1 details characteristics of DCM operation relative to CCM. One key DCM attribute is that a lower primary inductance decreases the duty cycle regardless of the transformer's turns ratio. This attribute lets you set a particular maximum duty cycle, which may enable controller choices. This can be important if you are trying to use a specific controller or stay within certain on or off time limits. A lower inductance, which requires a lower average energy storage (albeit with a higher peak FET current) often results in a smaller transformer than CCM. Another DCM advantage is that it eliminates D1 reverse-recovery losses in standard rectifiers, since the current is zero at the end of t_2 . Reverse-recovery losses often appear as increased dissipation in Q1. The benefit of this becomes increasingly important at higher output voltages, where the reverse-recovery times of rectifiers increase with higher-voltage-rated diodes.

DCM advantages	DCM disadvantages
Lower primary inductance than CCM	Higher peak primary current
Inductance sets the maximum duty cycle	Higher peak rectifier current
Smaller transformer possible	Increased input capacitance
No rectifier reverse-recovery losses	Increased output capacitance
No (or minimal) FET turn-on losses	Potentially increased electromagnetic interference
No right half-plane zero in the control loop	Wider duty-cycle operation than CCM
Optimal for low output power	Increased bandwidth variation

Table 1: The smaller inductance of a low-power DCM flyback can allow a smaller transformer.

Several parameters are required when starting a design, along with the basic electrical specification. Start by selecting a switching frequency, a maximum operating duty cycle and an estimated efficiency. Equation 1 calculates time t1:

$$t1 = \frac{D_{max}}{f_{sw}} \quad (1)$$

where Dmax is the desired maximum duty cycle.

Estimate the transformer's peak primary current, Ipk. For the FET's on voltage, Vds_on, and the current-sense resistor voltage, VRS, in Equation 2, assume small voltage drops that are appropriate for your design, like 0.5 V. You can update these voltage drops later.

$$I_{pk} = \frac{P_{out_{max}} \times \left(\frac{2}{D_{max}}\right)}{(V_{in_{min}} - V_{ds_{on}} - V_{RS}) \times \eta} \quad (2)$$

Equation 3 calculates the required transformer turns ratio, Np/Ns, based on equating areas A and B in Figure 2:

$$\frac{N_p}{N_s} = \frac{(V_{in_{min}} - V_{ds_{on}} - V_{RS}) \times t1}{\left(\frac{1}{f_{sw}} \times (1-x) - t1\right) \times (V_{out} + V_d)} \quad (3)$$

where x is a desired minimum idle time f or t3 (starting with x = 0.2).

If you would like to change Np/Ns, adjust Dmax and iterate again. Calculate the maximum “flat-top” voltages for Q1 (Vds_max) and D1 (VPIV_max) using Equations 4 and 5:

$$V_{ds_{max}} = V_{in_{max}} + (V_{out} + V_d) \times \frac{N_p}{N_s} \quad (4)$$

$$V_{PIV_{max}} = V_{out} + \frac{V_{in_{max}}}{\frac{N_p}{N_s}} \quad (5)$$

Since these components generally have ringing due to transformer leakage inductance, a rule of thumb is to expect the values from Equations 4 and 5 to be 10%-30% higher. If Vds_max is higher than anticipated, reducing Dmax will lower it, but VPIV_max will increase. Determine which component voltage is more critical and iterate again if necessary.

Calculate t1_max using Equation 6, which should be close to that in Equation 1:

$$t1_{max} = \frac{(V_{out} + V_d) \times \frac{N_p}{N_s} \times \left(\frac{1}{f_{sw}} \times (1-x)\right)}{V_{in_{min}} + (V_{out} + V_d) \times \frac{N_p}{N_s}} \quad (6)$$

Calculate the maximum required primary inductance with Equation 7:

$$L_{pri_{max}} = \frac{V_{in_{min}}^2 \times t1_{max}^2 \times \eta \times f_{sw}}{2 \times V_{out} \times I_{out_{max}}} \quad (7)$$

If you select a lower inductance than Equation 7, increase x and decrease D_{\max} until N_p/N_s and $L_{\text{pri_max}}$ are equal to your desired values by iterating as necessary.

You can now calculate D_{\max} in Equation 8:

$$D_{\max} = \sqrt{\frac{2 \times f_{\text{sw}} \times V_{\text{out}} \times I_{\text{out_max}} \times L_{\text{pri}}}{V_{\text{in_min}}^2 \times \eta}} \quad (8)$$

And calculate the maximum I_{pk} and its maximum root-mean-square (RMS) value using Equations 9 and 10, respectively:

$$I_{\text{pkmax}} = \sqrt{\frac{2 \times V_{\text{out}} \times I_{\text{out_max}}}{L_{\text{pri}} \times f_{\text{sw}} \times \eta}} \quad (9)$$

$$I_{\text{pkrms}} = I_{\text{pkmax}} \sqrt{\frac{D_{\max}}{3}} \quad (10)$$

Calculate the maximum current-sense resistor value allowed, based on the selected controller's current-sense input minimum current limit threshold, V_{cs} (Equation 11):

$$R_{\text{Smax}} = \frac{V_{\text{cs}}}{I_{\text{pkmax}}} \quad (11)$$

Use the values calculated for I_{pkmax} in Equation 9 and R_S to verify that the assumed voltage drops for the FET V_{ds} and sense resistor V_{RS} in Equation 2 are close; iterate again if significantly different.

Use Equations 12 and 13 to calculate the maximum power dissipated in R_S and conduction losses in Q1 from Equation 10:

$$P_{\text{Rsns}} = I_{\text{pkrms}}^2 \times R_S \quad (\text{actual}) \quad (12)$$

$$P_{\text{FETcond}} = I_{\text{pkrms}}^2 \times R_{\text{dson}} \quad (13)$$

FET switching losses are generally highest at V_{inmax} , so it's best to calculate Q1 switching losses over the full range of V_{in} (Equation 14):

$$P_{\text{FETsw}} = 0.25 \times \left(\frac{Q_{\text{drv}}}{I_{\text{drv}}} \right) \times f_{\text{sw}} \times I_{\text{pk}} \times V_{\text{ds}} \quad (14)$$

where Q_{drv} is the FET total gate charge and I_{drv} is the expected peak gate-drive current.

Equations 15 and 16 calculate the total power loss from charging and discharging the FET's nonlinear C_{oss} capacitance. The integrand in Equation 15 should closely match the actual FET's C_{oss} data-sheet curve between 0 V and its actual operating V_{ds} . C_{oss} losses are generally greatest in high-voltage applications or when using very low $R_{\text{DS(on)}}$ FETs, which have larger C_{oss} values.

$$Q_{\text{tot}} = \int_{-V_{\text{ds}}}^0 \left[\frac{C_{\text{oss}}(0 \text{ V})}{(1-v)^{0.5}} \right] dv \quad (15)$$

$$P_{FET_{COSS}} = \frac{f_{sw} \times Q_{tot} \times V_{ds}}{2} \quad (16)$$

Total FET losses can be approximated by summing Equation 13, Equation 14 and Equation 16.

Equation 17 reveals the diode losses simplify greatly. Be sure to select a diode rated for the secondary peak current, which is generally much greater than I_{out} .

$$P_{Diode} = \frac{I_{pk} \times \frac{N_p}{N_s} \times t_2 \times f_{sw}}{2} \times V_{diode} = I_{out} \times V_{diode} \quad (17)$$

Output capacitance is generally selected as the larger of Equations 18 or 19, which calculates capacitance based on ripple voltage and equivalent series resistance (Equation 18) or load transient response (Equation 19):

$$C_{out1 \text{ ripple}} = \frac{I_{out_max} \times (1-D)}{(V_{out \text{ rip}} - I_{pk} \times \frac{N_p}{N_s} \times R_{esr}) \times f_{sw}} \quad (18)$$

$$C_{out2 \text{ Itran}} = \frac{\Delta I_{out}}{2\pi \times \Delta V_{out} \times f_{BW}} \quad (19)$$

where ΔI_{out} is a change in output load current, ΔV_{out} is the allowable output-voltage excursion and f_{BW} is the estimated converter bandwidth.

Equation 20 calculates the output capacitor RMS current as:

$$I_{Cout \text{ rms}} = \sqrt{\frac{I_{pk}^2 \times \left(\frac{N_p}{N_s}\right)^2 \times t_2 \times f_{sw}}{3} - I_{out_max}^2} \quad (20)$$

Equations 21 and 22 estimate the input capacitor's parameters as:

$$C_{inmin} = \frac{I_{pk} \times D}{2 \times f_{sw} \times V_{in \text{ rip}}} \quad (21)$$

$$I_{Cin \text{ rms}} = \sqrt{\frac{I_{pk}^2 \times D}{3} - \left(\frac{P_{out_max}}{V_{in} \times \eta}\right)^2} \quad (22)$$

Equations 23, 24 and 25 summarize the three time intervals and their relationship:

$$t_1 = \sqrt{\frac{2 \times V_{out} \times I_{out} \times L_{pri}}{V_{in}^2 \times f_{sw} \times \eta}} \quad (23)$$

$$t_2 = \frac{t_1 \times V_{in}}{(V_{out} + V_d) \times \frac{N_p}{N_s}} \quad (24)$$

$$t_3 = \frac{1}{f_{sw}} - t_1 - t_2 \quad (25)$$

If you need additional secondary windings, Equation 26 easily calculates additional winding, N_{s2} :

$$\frac{N_{s2}}{N_{s1}} = \frac{V_{out2} + V_{d2}}{V_{out1} + V_{d1}} \quad (26)$$

where V_{out1} and N_{s1} are the regulated output voltage.

The transformer primary RMS current is the same as the FET RMS current in Equation 10; the transformer secondary RMS current is shown in Equation 27. The transformer core must be capable of handling I_{pk} without saturating. You should consider core losses too, but that is beyond the scope of this article.

$$I_{sec} = I_{pk} \times \frac{N_p}{N_s} \sqrt{\frac{t_2 \times f_{sw}}{3}} \quad (27)$$

The design of a DCM flyback is an iterative process; some initial assumptions, such as switching frequency, inductance or turn ratios may change based on later calculations, like power dissipations. But remain diligent – an optimized DCM flyback design can provide a low-power, compact and low-cost solution.