

Power Tips: Designing a CCM flyback converter

John Betten, Texas Instruments

A continuous-conduction-mode (CCM) flyback converter is often used in medium power, isolated applications. CCM operation is characterized by lower peak switching currents, less input and output capacitance, reduced EMI and a narrower operational duty-cycle range than discontinuous-conduction-mode (DCM) operation. These virtues, along with being low cost, mean they have been widely adopted in commercial and industrial applications. This article will provide the power stage design equations for a 53 Vdc to 12 V at 5 A CCM flyback previously discussed in [Power Tips #76: Flyback converter design considerations](#).

Figure 1 shows a detailed 60-W flyback schematic, operating at 250 kHz. The duty-cycle is selected to be 50 percent maximum at the minimum input voltage of 51 V and maximum load. Although operation beyond 50 percent is acceptable, it is not necessary in this design. The duty-cycle will decrease only a few percent while in CCM operation because of the relatively low high-line input voltage of 57 V. However, if the load is greatly reduced and the converter enters DCM operation, duty-cycle will significantly decrease.




Figure 1: 60-W CCM flyback converter schematic.

Design specifics

To prevent core saturation, the volt-second product for the windings on/off times must balance. This equates to:

$$V_{inmin} * d_{max} = (V_{out} + V_d) * (1 - d_{max}) * N_{ps}, \text{ where } N_{ps} = \frac{N_{pri}}{N_{sec}} \quad (1)$$

Set d_{max} to 0.5 and calculate the turn-ratios for N_{ps12} ($N_{pri} : N_{12V}$) and N_{ps14} ($N_{pri} : N_{14V}$):

$$Nps12 = \frac{V_{inmin}}{(V_{out}+V_d)} * \frac{d_{max}}{(1-d_{max})} = \frac{51V}{(12V+0.5V)} * \frac{0.5}{(1-0.5)} \sim 4 \text{ (4:1 step-down)} \quad (2)$$

$$Nps14 = \frac{V_{inmin}}{(V_{out}+V_d)} * \frac{d_{max}}{(1-d_{max})} = \frac{51V}{(14V+0.5V)} * \frac{0.5}{(1-0.5)} \sim 3.5 \text{ (3.5:1 step-down)} \quad (3)$$

Operating duty-cycle and FET voltage can be calculated now that the transformer turns ratio is set.

$$d = \frac{Nps12*(V_{out}+V_d)}{V_{in}+Nps12*(V_{out}+V_d)} = \frac{4*(12V+0.5V)}{57V+4*(12V+0.5V)} \sim 0.47 \text{ (dmin at } V_{IN} = 57V) \quad (4)$$

$$V_{dsmax} = V_{inmax} + Nps12 * (V_{out} + V_d) = 57V + 4 * (12V + 0.5V) = 107V \quad (5)$$

V_{dsmax} represents the “flat top” voltage on FET Q2 drain without ringing. Ringing is typically related to the transformer leakage inductance, parasitic capacitances (T1, Q1, D1), and switching speed. Derate the FET voltage an additional 25-50 percent, selecting a 200-V FET. The transformer must have excellent coupling between windings and a maximum leakage inductance of one percent or less, if possible, to minimize ringing.

When Q2 is on, diode D1 has a reverse voltage stress equal to:

$$V_{D1piv} = V_{out} + \frac{V_{inmax}}{Nps12} = 12V + \left(\frac{57V}{4}\right) \sim 26V \quad (6)$$

Ringing is common when the secondary winding swings negative due to leakage inductance, diode capacitance and reverse recovery characteristics. Using ultrafast (<35 nS), Schottky and SiC diodes can help minimize reverse-recovery effects and minimize diode snubber losses. D1 conducts during the FET off-time with a flat-top current of:

$$I_{D1} = \frac{I_{outmax}}{(1-d_{max})} = \frac{5A}{(1-0.5)} = 10A \quad (7)$$

I selected a 30 A/45 V rated D²PAK package to reduce the forward voltage drop to 0.33 V at 10 A. Power dissipation is equal to:

$$P_{D1} = I_{outmax} * V_d = 5A * 0.33V \sim 1.7W \quad (8)$$

A heatsink or airflow for proper thermal management is recommended. You can calculate the primary inductance from:

$$L_{min} = \frac{V_{inmin}^2 * d_{max}^2 * \eta}{2 * f_{sw} * P_{outmin}} = \frac{51V^2 * 0.5^2 * 0.91}{2 * 250KHz * 15W} \sim 80\mu H \quad (9)$$

where η is the estimated efficiency, and P_{OUTMIN} is where the converter enters discontinuous-mode operation (DCM), which is typically 20-30 percent of P_{OUTMAX} .

Peak primary current occurs at V_{INMIN} and is equal to:

$$I_{pri_{pk}} = \frac{I_{outmax}}{(1-d_{max}) * Nps12} + \frac{V_{inmin} * d_{max}}{2 * L_{pri} * f_{sw}} = \frac{5A}{(1-0.5) * 4} + \frac{51V * 0.5}{2 * 80\mu H * 250KHz} \sim 3.14A \quad (10)$$

This is necessary to determine the maximum current sense resistor (R18) value to prevent tripping of the controller's primary over-current (OC) protection. For the [UCC3809](#), the voltage across R18 cannot exceed 0.9 V to guarantee full output power. For this example I choose a 0.18 Ohm value. A smaller resistance is acceptable as it reduces power loss. But too small a resistance increases noise sensitivity and makes the OC threshold high, risking transformer saturation or even worse, stress-related circuit failure during an OC fault. The power dissipated in the current sense resistor is:

$$PRs = \left[\frac{I_{outmax} * \sqrt{d_{max}}}{(1-d_{max}) * N_{ps12}} \right]^2 * R_s = \left[\frac{5A * \sqrt{0.5}}{(1-0.5) * 4} \right]^2 * 0.18\Omega \sim 0.56W \quad (11)$$

With $I_{pri_{pk}}$ calculated, FET conduction and turn-off switching losses are estimated from:

$$P_{cond} = \left[\frac{I_{outmax} * \sqrt{d}}{(1-d) * N_{ps12}} \right]^2 * R_s = \left[\frac{5A * \sqrt{0.47}}{(1-0.47) * 4} \right]^2 * 0.12\Omega \sim 0.3W \quad (V_{in}=57V) \quad (12)$$

$$P_{sw} = \frac{1}{4} * t_{sw} * f_{sw} * V_{ds} * I_{pri_{pk}} = \frac{1}{4} * 25nS * 250KHz * 160V * 3.03A \sim 0.76W \quad (13)$$

Loss calculations associated with Coss are somewhat nebulous, as this capacitance is quite non-linear, decreasing with higher Vds, and for this design is estimated to be 0.2 W.

Capacitor requirements generally consist of calculating the maximum RMS current, the minimum capacitance necessary to obtain the desired ripple voltage and holdup for transients. Output capacitance and I_{OUTRMS} are calculated as:

$$C_{outmin} = \frac{I_{outmax} * d_{max}}{f_{sw} * V_{ripout}} = \frac{5A * 0.5}{250KHz * 0.12V} = 83\mu F \quad (14)$$

$$I_{outrms} = I_{outmax} * \sqrt{\frac{d_{max}}{1-d_{max}}} = 5A * \sqrt{\frac{0.5}{1-0.5}} = 5A \quad (15)$$

Ceramic capacitors alone are suitable, but seven would be required to realize 83 μF after DC-biasing effects. Therefore, I only chose enough to handle the RMS current and followed with an LC filter to reduce output ripple voltage, as well as improve load transients. If large load transients exist, additional output capacitance may be required to reduce voltage droop.

The input capacitance is equal to:

$$C_{inmin} = \frac{I_{pri_{pk}} * d_{max}}{2 * f_{sw} * V_{inrip}} = \frac{3.14A * 0.5}{2 * 250KHz * 1.5V} = 2\mu F \quad (16)$$

where V_{INRIP} is the allowable input ripple voltage and is set to three percent of V_{IN} or ~1.5 V.

Again, you must consider the capacitance-robbing DC-bias effect. The RMS current is approximately:

$$I_{inrms} = \frac{I_{outmax}}{N_{ps}} * \sqrt{\frac{d_{max}}{1-d_{max}}} = \frac{5A}{4} * \sqrt{\frac{0.5}{1-0.5}} = 1.25A \quad (17)$$

Figure 2 shows the prototype converter's efficiency while **Figure 3** shows the flyback evaluation board.




Figure 2: Converter efficiency and losses dictate package selection and thermal requirements.




Figure 3: 60W flyback evaluation hardware measures 100mm x 35mm.

Aid in selecting the proper compensation component values can be investigated here: [Compensating isolated power supplies](#)

This design example covers basic component calculations of a functional CCM flyback design. However, initial estimates often make it necessary to iterate the calculations in order to fine tune it. Still, more detail work is often necessary in areas such as transformer design and control-loop stabilization in order to obtain a well-working, optimized flyback.

Check out TI's [Power Tips blog series](#) on Power House.