


Part of the Power tree using cascaded TPS62441 with LMR43620MSC3RPERQ1



TPS62441

TPS62441

The TPS62441 will operate in two modes:

- Internal clock at 1.8MHz : 100K setting, MODE SYNC grounded (the device operates in PWM or PFM mode)


100 k Ω .. 45 k Ω	for best transient response (larger output capacitance) (comp setting 2) SSC disabled	1.8MHz (100 k Ω) ..4 MHz (45 k Ω) according to Equation 3	30 μ F	18 μ F	15 μ F
---------------------------------	--	--	------------	------------	------------

- External CLOCK 2.5Mhz on MODE SYNC

Question 1 : stability of TPS62441 with output capacitor larger than 200 μ F.

The compensation range has to be chosen based on the minimum capacitance used. The capacitance can be increased from the minimum value as given in [Table 9-1](#), up to the maximum of 200- μ F effective capacitance in both compensation ranges. If the capacitance of an output changes during operation, for example, when load switches are used to connect or disconnect parts of the circuitry, the compensation has to be chosen for the minimum capacitance on the output. With large output capacitance, the compensation must be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance but placing less capacitance on the output can lead to instability.

Does the TPS62441 will be steady with multiple LC branches as below?



Question 2 : inrush current of TPS62441 with output capacitor larger than 200 μ F

The inrush current will be limited by the fixed soft start 1.1ms

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{Ramp}	Output voltage ramp time	Time from device starts switching to power good; the device is not in current limit	0.7	1.1	1.5	ms

With large output capacitors (up to 1500 μ F), this soft start is not enough. The high side current limit will be triggering and the time to reach final output voltage value will be increased. Does the TPS61441 can operate in such condition? Is there an internal max Ton delay protection witch can be triggering? (time out if the output voltage take too much time to reach the final value)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{LIMH}	High-side FET switch current limit	DC value, for the TPS62441; $V_{IN} = 3\text{ V to }6\text{ V}$	2.1	2.6	3.1	A

Question 3 : inrush current of TPS62441 sequencing

The EN1 and EN2 will be set high with a delay (power good sequencing).

Is there an individual soft start for each channel?

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{Ramp}	Output voltage ramp time	Time from device starts switching to power good; the device is not in current limit	0.7	1.1	1.5	ms