




# POWER DISTRIBUTION NETWORK



Organisation Name:		
Centre for Development of Advanced Computing HPC Technologies, Pune		सी डेक CDAC
Title:	Engineer:	
Rudra Main Board	System Design Team	
Size:	Document Number:	Rev:
C	mainboard_rudra_v2.0	2.0
Date:	Jan 22, 2020	11 OF 209



# VR DDR ABC VTT

PVTT DDR SPECIFICATION:  
 VOUT = 0.6 VDDQ  
 IOUT PEAK=3.0A  
 SW FREQ = 1MHZ

CAD NOTE:  
 PLACE C2177, C2179 CLOSE TO  
 THE CONTROLLER

CAD NOTE:  
 PLACE R4179 CLOSE TO  
 THE CONTROLLER

CAD NOTE:  
 PLACE R2073 NEAR  
 CENTRE OF VTT PLANE




L: 0.47uH , MPT730-R47M1IN  
 I sat= 20A

Organisation Name: Centre for Development of Advanced Computing HPC Technologies, Pune			सी डेक CDAC
Title: Rudra Main Board	Engineer: System Design Team		
Size: C	Document Number: mainboard_rudra_v2.0	Rev: 2.0	
Date: Jan 22, 2020	174	OF	209

# VR DDR DEF VTT


PVTT DDR SPECIFICATION:  
 VOUT = 0.6 VDDQ  
 IOOUT PEAK=3.0A  
 SW FREQ = 1MHZ

CAD NOTE:  
 PLACE C2183, C2193 CLOSE TO  
 THE CONTROLLER



CAD NOTE:  
 PLACE R4180 CLOSE TO  
 THE CONTROLLER

CAD NOTE:  
 PLACE R2101 NEAR  
 CENTRE OF VTT PLANE




Organisation Name:		
Centre for Development of Advanced Computing HPC Technologies, Pune		सी डेक CDAC
Title:	Rudra Main Board	Engineer: System Design Team
Size:	Document Number: mainboard_rudra_v2.0	Rev: 2.0
Date:	Jan 22, 2020	178 OF 209

# VR DDR GHJ VTT


PVTT DDR SPECIFICATION:  
 $V_{OUT} = 0.6 V_{DDQ}$   
 $I_{OUT PEAK} = 3.0A$   
 $SW FREQ = 1MHZ$

CAD NOTE:  
 PLACE C1745, C1747 CLOSE TO  
 THE CONTROLLER



CAD NOTE:  
 PLACE R4181 CLOSE TO  
 THE CONTROLLER

CAD NOTE:  
 PLACE R1682 NEAR  
 CENTRE OF VTT PLANE




Organisation Name: Centre for Development of Advanced Computing HPC Technologies, Pune			सी डेक CDAC
Title: Rudra Main Board	Engineer: System Design Team		
Size: C	Document Number: mainboard_rudra_v2.0	Rev: 2.0	
Date: Jan 22, 2020	182	OF	209

# VR DDR KLM VTT


PVTT DDR SPECIFICATION:  
 VOUT = 0.6 VDDQ  
 IOUT PEAK=3.0A  
 SW FREQ = 1MHZ

CAD NOTE:  
 PLACE C1793, C1803 CLOSE TO  
 THE CONTROLLER




CAD NOTE:  
 PLACE R4182 CLOSE TO  
 THE CONTROLLER

CAD NOTE:  
 PLACE R1743 NEAR  
 CENTRE OF VTT PLANE



Organisation Name:		
Centre for Development of Advanced Computing HPC Technologies, Pune		सी डेक CDAC
Title:	Engineer:	
Rudra Main Board	System Design Team	
Size:	Document Number:	Rev:
C	mainboard_rudra_v2.0	2.0
Date:	Jan 22, 2020	186 OF 209

# P1V0\_PCH\_AUX POWER RAIL




CAD NOTE:  
PLACE FEEDBACK RES CLOSE TO IC

VIN =12V  
 Device =TPS53353DQPR  
 Vout =1.0  
 Ioutmax = 13A  
 SW Freq = 500kHz  
 I peak= 14.636A  
 soft start= 0.7ms  
  
 L: 0.56  $\mu$ H, XAL6030-561MEB  
 I sat= 29A  
  
 COUT:  
 Cap= 100.0  $\mu$ F  
 ESR= 1.0 mOhm  
 VDC= 6.3 V  
 GRM31CR60J107ME39L

R_VREG(k Ohm)	R_GND(k Ohm)	Frequency( khz)
open	0	250
open	187	300
open	619	400
open	open	500
866	open	650
309	open	750
124	open	850
0	open	970

Organisation Name: Centre for Development of Advanced Computing HPC Technologies, Pune			सी डेक CDAC
Title: Rudra Main Board		Engineer: System Design Team	
Size: C	Document Number: mainboard_rudra_v2.0		Rev: 2.0
Date: Jan 22, 2020	195	OF	209

# P1V2\_AUX POWER RAIL




VIN =12V Vout =1.2v  
 Device =TPS62130ARGTR  
 Ioutmax = 1A  
 I Peak= 1.09A  
 Softstart = 0.11ms  
 FSW=2.5MHZ

L: 2.2 uH 5.5A, XAL4020-222MEB  
 I sat= 5.6A

COUT:  
 Cap= 22.0 uF  
 VDC= 10 V  
 CL10A226MP8NUNE

Organisation Name:		
Centre for Development of Advanced Computing HPC Technologies, Pune		सी डेक CDAC
Title:	Rudra Main Board	Engineer: System Design Team
Size:	Document Number: mainboard_rudra_v2.0	Rev: 2.0
Date:	Jan 22, 2020	196 OF 209

# P1V05\_PCH\_AUX POWER RAIL



CAD NOTE:  
PLACE FEEDBACK RES CLOSE TO IC


VIN =12V  
 Device =TPS53353DQPR  
 Vout =1.05  
 Ioutmax = 18A  
 SW Freq = 500kHz  
 I peak= 21.19A  
 soft start= 0.7ms  
  
 L: 0.30 uH, XAL7070-301MEB  
 I sat= 55A  
  
 COUT:  
 Cap= 100.0 uF  
 ESR= 1.0 mOhm  
 VDC= 6.3 V  
 GRM31CR60J107ME39L

R_VREG(k Ohm)	R_GND(k Ohm)	Frequency( khz)
open	0	250
open	187	300
open	619	400
open	open	500
866	open	650
309	open	750
124	open	850
0	open	970

Organisation Name: Centre for Development of Advanced Computing HPC Technologies, Pune			सी डेक CDAC
Title: Rudra Main Board	Engineer: System Design Team		
Size: C	Document Number: mainboard_rudra_v2.0	Rev: 2.0	
Date: Jan 22, 2020	197	OF	209




# P1V8\_PCH\_AUX



VIN =12V Vout =1.8v  
 Device =TPS62130ARGTR  
 Ioutmax = 3A  
 I Peak= 3.139A  
 Softstart = 0.11ms  
 FSW=2.5MHZ


L: 2.2  $\mu$ H 5.5A, XAL4020-222MEB  
 I sat= 5.6A

COUT:  
 Cap= 22.0  $\mu$ F  
 VDC= 10 V  
 CL10A226MP8NUNE

Organisation Name: Centre for Development of Advanced Computing HPC Technologies, Pune			
Title: Rudra Main Board		Engineer: System Design Team	
Size: C	Document Number: mainboard_rudra_v2.0		Rev: 2.0
Date: Jan 22, 2020	198	OF	209


# P1V15\_BMC\_AUX POWER RAIL

VIN =12V    Vout =1.15v  
 Device =TPS62130ARGTR  
 Ioutmax = 1.5A  
 I Peak= 1.59A  
 Softstart = 0.11ms  
 FSW=2.5MHZ  
  
 L: 2.2  $\mu$ H 5.5A, XAL4020-222MEB  
 I sat= 5.6A  
  
 COUT:  
 Cap= 22.0  $\mu$ F  
 VDC= 10 V  
 CL10A226MP8NUNE



Organisation Name:		
Centre for Development of Advanced Computing HPC Technologies, Pune		सी डेक CDAC
Title:	Engineer:	
Rudra Main Board	System Design Team	
Size:	Document Number:	Rev:
C	mainboard_rudra_v2.0	2.0
Date:	Jan 22, 2020	199 OF 209

# P2V5\_AUX POWER RAIL




VIN =12V Vout =2.5v  
 Device =TPS62130ARGTR  
 Ioutmax = 1A  
 I Peak= 1.179A  
 Softstart = 0.11ms  
 FSW=2.5MHZ

L: 2.2 µH 5.5A, XAL4020-222MEB  
 I sat= 5.6A

COUT:  
 Cap= 22.0 uF  
 VDC= 10 V  
 CL10A226MP8NUNE

Organisation Name:		
Centre for Development of Advanced Computing HPC Technologies, Pune		सी डेक CDAC
Title:	Engineer:	
Rudra Main Board	System Design Team	
Size:	Document Number:	Rev:
C	mainboard_rudra_v2.0	2.0
Date:	Jan 22, 2020	200 OF 209

# P3V3 POWER RAIL




CAD NOTE:  
PLACE FEEDBACK RES CLOSE TO IC

VIN =12V  
 Device =TPS53353DQPR  
 Vout =3.3  
 Ioutmax = 9A  
 SW Freq = 500kHz  
 I peak= 10.329A  
 soft start= 0.7ms  
 L: 1.2 uH, XAL6030-122MEB  
 I sat= 22.0A  
 COUT:  
 Cap= 100.0 uF  
 ESR= 1.0 mOhm  
 VDC= 6.3 V  
 GRM31CR60J107ME39L

R_VREG(k Ohm)	R_GND(k Ohm)	Frequency( khz)
open	0	250
open	187	300
open	619	400
open	open	500
866	open	650
309	open	750
124	open	850
0	open	970

Organisation Name: Centre for Development of Advanced Computing HPC Technologies, Pune			
Title: Rudra Main Board	Engineer: System Design Team		
Size: C	Document Number: mainboard_rudra_v2.0	Rev: 2.0	
Date: Jan 22, 2020	201	OF	209

# P3V3\_AUX POWER RAIL




VIN =12V  
 Device =TPS53353DQPT  
 Vout =3.3  
 Ioutmax = 8A  
 SW Freq = 500kHz  
 I peak= 9.329A  
 soft start= 0.7ms  
 L: 1.8 uH, XAL6030-182MEB  
 I sat= 18.2A  
 COUT:  
 Cap= 100.0 uF  
 ESR= 1.0 mOhm  
 VDC= 6.3 V  
 GRM31CR60J107ME39L

R_VREG(k Ohm)	R_GND(k Ohm)	Frequency( khz)
open	0	250
open	187	300
open	619	400
open	open	500
866	open	650
309	open	750
124	open	850
0	open	970

CAD NOTE:  
PLACE FEEDBACK RES CLOSE TO IC

Organisation Name: Centre for Development of Advanced Computing HPC Technologies, Pune			सी डेक CDAC
Title: Rudra Main Board		Engineer: System Design Team	
Size: C	Document Number: mainboard_rudra_v2.0		Rev: 2.0
Date: Jan 22, 2020	202	OF	209


# P3V3\_DSW POWER RAIL



**VIN =12V Vout =3.3v**  
**Device =TPS62130ARGTR**  
**Ioutmax = 1A**  
**I Peak= 1.217A**  
**Softstart = 0.11ms**  
**FSW=2.5MHZ**  
**L: 2.2 uH 5.5A, XAL4020-222MEB**  
**I sat= 5.6A**  
**COUT:**  
**Cap= 22.0 uF**  
**VDC= 10 V**  
**CL10A226MP8NUNE**

Organisation Name:		
Centre for Development of Advanced Computing HPC Technologies, Pune		सी डेक CDAC
Title:	Engineer:	
Rudra Main Board	System Design Team	
Size:	Document Number:	Rev:
C	mainboard_rudra_v2.0	2.0
Date:	Jan 22, 2020	203 OF 209

# P5V0\_AUX POWER RAIL



CAD NOTE:  
PLACE FEEDBACK RES CLOSE TO IC


VIN = 12V  
 Device =TPS53353DQPR  
 Vout =5  
 Ioutmax = 5A  
 SW Freq = 500kHz  
 I peak= 5.6205A  
 soft start= 0.7ms  
  
 L: 4.7uH , XAL7070-472MEB  
 I sat= 15.2A  
  
 COUT:  
 Cap= 100.0 uF  
 ESR= 1.0 mOhm  
 VDC= 6.3 V  
 GRM31CR60J107ME39L

R_VREG(k Ohm)	R_GND(k Ohm)	Frequency( khz)
open	0	250
open	187	300
open	619	400
open	open	500
866	open	650
309	open	750
124	open	850
0	open	970

Organisation Name: Centre for Development of Advanced Computing HPC Technologies, Pune			सी डेक CDAC
Title: Rudra Main Board	Engineer: System Design Team		
Size: C	Document Number: mainboard_rudra_v2.0	Rev: 2.0	
Date: Jan 22, 2020	204	OF	209

# HOT SWAP CONTROLLER

DESIGNED FOR 140A



Date: Dec 27, 2019  
Rev 2.0:  
Q72, Q73 are added

Date: Oct 24, 2019  
Rev2.0:  
Added R5340 PU on HSC\_ALERT2

Date: Dec 27, 2019  
Rev 2.0:  
Supply voltage of PWGIN pin is changed to P12V from 12V\_MAIN

Organisation Name:		
Centre for Development of Advanced Computing HPC Technologies, Pune		सी डेक CDAC
Title:	Rudra Main Board	Engineer: System Design Team
Size:	Document Number: <b>C</b>	Rev: 2.0
Date:	Jan 22, 2020	208 OF 209