




D




B



Place one at each capacitor next to the VIN inputs in front of the bulk capacitors.



+5V_STBY



TP230 TP440 +3V3 +3V3 +5V +5V


A

Power-Up Rail Enable Sequencing
+12V → +5V_STBY → PWR_UP_EN → 1V (FPGA CORE/BRAM) → 5V/ 3.3V (CPU, FPGA, BOARD I/O) → 1.35V (CPU DDR3L) → 1.1V (CPU CORE)
1.8V (CPU/FPGA) / 2.5VA (DAQ)

Power-Down Rail Disable Sequencing
+12V UVLO → NOT (PWR_UP_EN) → 1V1(CPU Core) → 1.35V (CPU DDR3L) → 5V/3.3V (CPU, FPGA, BOARD I/O) → 1V (FPGA CORE/BRAM) → +5V_STBY
1.8V (CPU/FPGA) / 2.5VA (DAQ)

Three Rail Power Up/Down Rail Sequencer ICs
10ms delay


Logic "OR"
Enable Circuit




CREATED ON		SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163
11/28/22		
		THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.
TITLE		
6XX MB5 12V1/O		
BOM NUMBER	DRAWING NUMBER	REV
B2008-03-01	S70-2008-03-01	B3
DESC. PRIMARY RAIL SEQUENCE, POWER DOWN RAIL DISCHARGE		SHEET 4 OF 30

RESET AND WATCHDOG


RESET LOGIC






HARDWARE WATCHDOG



OUTPUT ENABLE





CREATED ON	SEL SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163		
11/28/22			
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.			
TITLE			
6XX MB5 12V I/O			
BOM NUMBER	DRAWING NUMBER		REV
B2008-03-01	S70-2008-03-01		B3
DESC. RESET, WATCHDOG, OUTPUT_ENABLE			SHEET 5 OF 30




CREATED ON	SEL SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163				
11/28/22					
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.					
TITLE					
6XX MB5 12V I/O					
BOM NUMBER	DRAWING NUMBER	REV			
B2008-03-01	S70-2008-03-01	B3			
DESC. MAIN CLOCK/SPREAD SPECTRUM/CLOCK BUFFERS		SHEET	6 OF 30		

AM355X CONSORT (2 OF 6)
GPMC BUS, LEDS, ETH

HMI ETHERNET CONSORT



DIAGNOSTIC LEDS




GPMC CHIP SELECT ASSIGNMENTS:

GPMC_CS0_N – CONNECTED TO THE PARALLEL NOR FLASH. THIS WILL BE THE BOOT FLASH.

GPMC_CS1_N – CURRENTLY UNCONNECTED. FOR FUTURE USE WITH ADDITIONAL FLASH.


GPMC_CS2_N – CONNECTED TO THE FPGA. THIS IS THE MAIN COMMUNICATION BUS BETWEEN THE FPGA AND CPU.

CREATED ON		 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163	
11/28/22			
		THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.	
TITLE			
6XX MB5 12VI/O			
BOM NUMBER		REV	
B2008-03-01		B3	
DRAWING NUMBER			
S70-2008-03-01			
DESC. CPU: GPMC BUS, JUMPERS, DIAG. LEDS, ETH., CPU ADC		SHEET 8 OF 30	


AM355X CONSORT (3 OF 6)

ETHERNET INTERFACE, AND CPU BOOT STRAPPING

GPMC, MEMORY AND ETHERNET INTERFACE



AM3358 BOOT STRAPPING (SYSBOOT[15:0]=0b 10 00 10 0 1 01 0 10000)



PRIMARY BOOT CONFIGURATION 0b10 00 10 0 1 01 0 10 0 0 0

25MHZ CLOCK, MUXED 16 BIT XIP, RMII BOOT PHY, CLKOUT1 DISABLED, BOOT FROM XIP

ETHERNET BOOT CONSTRAINTS:
REFER TO SILICON ADVISORY 1.0.25 – HW LOG #4158

REFER TO AM335X DATASHEET PAGE 48 NOTE (5)
REFER TO AM335X TRM SECTION 26.1.6.2.1


(1) CHANGE RESISTOR VALUES FOR ALTERNATE BOOT CONFIGURATION

CREATED ON	 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163		
11/28/22	THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE			
6XX MB5 12V I/O			
BOM NUMBER	DRAWING NUMBER	REV	
B2008-03-01	S70-2008-03-01	B3	
DESC. CPU: GPMC/ETHERNET INTERFACE, AND CPU BOOT STRAPPING		SHEET	9 OF 30

AM335X (4 OF 6)


SPI FLASH, NOR FLASH ADDRESS LATCHES

SERIAL SPI FLASH




WHEN AM335X BOOTS FROM SPI0,
CS0 IS USED WITH SPI MODE 3,
AND SCLK DEFAULT HIGH
AT 12MHZ WITH 24-BIT ADDRESS


MSB ADDRESS LATCH



LSB ADDRESS LATCH



ADDRESS LATCHES




CREATED ON			SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163	
11/28/22				
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.				
TITLE 6XX MB5 12V I/O				
BOM NUMBER B2008-03-01		DRAWING NUMBER S70-2008-03-01		REV B3
DESC. REAL TIME CLOCK, SPI FLASH, AND ADDRESS LATCHES			SHEET 10	OF 30



AM3556 CONSORT (5 OF 6)

USB PORTS, LEDS, MB JTAG, PARALLEL FLASH


CPU CONSORT (USB, LEDS, MB JTAG)



NOR FLASH





CPU ADC




CREATED ON		 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163	
11/28/22			
		THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.	
TITLE			
6XX MB5 12V1/O			
BOM NUMBER		DRAWING NUMBER	REV
B2008-03-01		S70-2008-03-01	B3
DESC. CPU: USB PORTS & PARALLEL FLASH			SHEET 11 OF 30


AM3556 CONSORT (6 OF 6)
AM3356 POWER, GROUND, BYPASSING, AND MOUNTING HOLES



CREATED ON			SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163	
11/28/22				
		THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE				
6XX MB5 12V I/O				
BOM NUMBER		DRAWING NUMBER		REV
B2008-03-01		S70-2008-03-01		B3
DESC. CPU: AM3356 POWER, GROUND, BYPASSING, AND MOUNTING HOLES			SHEET	12 OF 30


DDR3L SDRAM (1 OF 2)
CPU DDR CONTROLLER & DDR DEVICE




CREATED ON	 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163		
11/28/22	THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE			
6XX MB5 12V1/O			
BOM NUMBER	DRAWING NUMBER	REV	
B2008-03-01	S70-2008-03-01	B3	
DESC. DDR: CPU DDR CONTROLLER & DDR DEVICE		SHEET	13 OF 30

DDR3L SDRAM (2 OF 2)
DDR3 POWER-CONSORTS, 0V675 VREF POWER SUPPLY


0V675-LV VTT & VREF POWER SUPPLY



DDR3L SDRAM POWER CONSORT




DDR3L BYPASSING




CREATED ON	SEL SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163		
11/28/22			
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.			
TITLE 6XX MB5 12V I/O			
BOM NUMBER B2008-03-01	DRAWING NUMBER S70-2008-03-01		REV B3
DESC. DDR: POWER CONSORTS, 0V675 VREF POWER SUPPLY			SHEET 14 OF 30

FPGA BANKS (1 OF 4)
BANKS 14 AND 15




CREATED ON		 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163
11/28/22		
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE		
6XX MB5 12V I/O		
BOM NUMBER	DRAWING NUMBER	REV
B2008-03-01	S70-2008-03-01	B3
DESC. FPGA BANKS 14/15		SHEET 15 OF 30

FPGA CONSORT (2 OF 4)
BANK 34 AND 35 CONNECTIONS






BUS DEFINITIONS






CREATED ON	 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163	
11/28/22		
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE 6XX MB5 12V I/O		
BOM NUMBER B2008-03-01	DRAWING NUMBER S70-2008-03-01	REV B3
DESC. FPGA BANKS 34/35		SHEET 16 OF 30


BANK 0, BANK 16, JTAG, DEBUG HEADER, CONFIG FLASH



CREATED ON	 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163	
11/28/22		
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE		
6XX MB5 12V I/O		
BOM NUMBER	DRAWING NUMBER	REV
B2008-03-01	S70-2008-03-01	B3
DESC. FPGA BANKS 16/0, JTAG,DEBUG HEADER, CONFIG FLASH		SHEET 17 OF 30


FPGA CONSORT (4 OF 4)




CREATED ON	 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163		
11/28/22	THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE			
6XX MB5 12V I/O			
BOM NUMBER	DRAWING NUMBER	REV	
B2008-03-01	S70-2008-03-01	B3	
DESC. FPGA: SPARTAN 7 POWER CONNECTIONS		SHEET	18 OF 30

SERIAL COMMUNICATIONS


PORT 3




SERIAL PORT CURRENT LIMITER



PORT 2



PORT F




CREATED ON		11/28/22	
TITLE		6XX MB5 12V I/O	
BOM NUMBER	B2008-03-01	DRAWING NUMBER	S70-2008-03-01
DESC.	RS232C/DB9 CURRENT LIMITER	REV	B3
SHEET		19 OF 30	

BOARD ID CONFIGURATION


P15:P4	DESCRIPTION	P3:P0	DESCRIPTION
0x000	Processor: Sitara AM3358 FPGA: Spartan 7 XC7S50	0x8	BINARY INPUTS (2) 220V (5) 12V
0x001	Processor: Sitara AM3356 FPGA: Spartan 7 XC7S50	0x6	BINARY INPUTS (2) 125V (5) 12V
0x002	Processor: Sitara AM3358 FPGA: Spartan 7 XC7S25	0x4	BINARY INPUTS (2) 48V (5) 12V
0x003	Processor: Sitara AM3356 FPGA: Spartan 7 XC7S25	0x2	BINARY INPUTS 12V
0x0004 – 0xFF	Reserved	0x0	BINARY INPUTS None

I2C ADDRESS CONFIGURATION TABLE




DEVICE TYPE	I2C ADDRESS [A7:A0]
Mainboard HW Configuration	0x40h
Comm Daughter Card HW Configuration	0x42h
MB EEPROM	0xA0h
MB RTC	0xD0h



RTC AND BATTERY



USE ABOVE TABLE FOR BOARD ID CONFIGURATION
Unplace Resistor for a High Level on pins.



CREATED ON			SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163			
11/28/22						
		THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.				
TITLE						
6XX MB5 12V I/O						
BOM NUMBER		DRAWING NUMBER			REV	
B2008-03-01		S70-2008-03-01			B3	
DESC. I2C, MB HW CONFIG, COMM BOARD INTERFACE				SHEET	20 OF 30	

D

C

B


A

D

C

B

A



CREATED ON		 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163
11/28/22		
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE 6XX MB5 12V I/O		
BOM NUMBER	DRAWING NUMBER	REV
B2008-03-01	S70-2008-03-01	B3
DESC. HMI & INT I/O		SHEET 21 OF 30

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

B

A

8


7

6


5

4







3



CREATED ON			SCHWEITZER ENGINEERING LABORATORIES, INC.	
11/28/22			2350 NE HOPKINS COURT, PULLMAN, WA 99163	
		THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE				
6XX MB5 12V I/O				
BOM NUMBER		DRAWING NUMBER		REV
B2008-03-01		S70-2008-03-01		B3
DESC. AD/MUX/DIAG/TEMP/-5V/-2V5 RAILS			SHEET	24 OF 30



CREATED ON		 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163
11/28/22		
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE 6XX MB5 12V I/O		
BOM NUMBER B2008-03-01		DRAWING NUMBER S70-2008-03-01
REV B3		
DESC. CONTACT OUTPUTS		SHEET 26 OF 30






CREATED ON		 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163	
11/28/22			
		THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.	
TITLE 6XX MB5 12V I/O			
BOM NUMBER B2008-03-01		DRAWING NUMBER S70-2008-03-01	
		REV B3	
DESC. CONTACT OUTPUTS		SHEET 27 OF 30	

D

C

B

A



CREATED ON		 SCHWEITZER ENGINEERING LABORATORIES, INC. 2350 NE HOPKINS COURT, PULLMAN, WA 99163
11/28/22		
THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE		
6XX MB5 12V I/O		
BOM NUMBER	DRAWING NUMBER	REV
B2008-03-01	S70-2008-03-01	B3
DESC. CONTACT INPUTS		SHEET 28 OF 30

D






B




1



101



POWER RAIL MONITORING RESISTOR DIVIDERS



CREATED ON		SCHWEITZER ENGINEERING LABORATORIES, INC.		
11/28/22		2350 NE HOPKINS COURT, PULLMAN, WA 99163		
		THIS INFORMATION IS CONFIDENTIAL TO SCHWEITZER ENGINEERING LABORATORIES, INC. THE INFORMATION SHALL BE MAINTAINED IN CONFIDENCE AND SHALL NOT BE USED BY THE RECIPIENT OR DISCLOSED TO OTHERS WITHOUT THE SPECIFIC WRITTEN PERMISSION OF SCHWEITZER ENGINEERING LABORATORIES, INC.		
TITLE				
6XX MB5 12V I/O				
BOM NUMBER		DRAWING NUMBER		REV
B2008-03-01		S70-2008-03-01		B3
DESC. +5V PLANE SIGNAL REFERENCE DECOUPLING, FPGA RAIL MONITORING			SHEET	30 OF 30

S70-2008-03-01 REVISION HISTORY

REV	ECO	DRN	EE	DATE
A	22-3329	KWH	J. GRAHAM	12/30/2022
NEW DESIGN STARTED FROM 070-2029				
REF DES	OLD PART		NEW PART	
B	22-3329	TLB	D. MCKEE	2/16/2023
PMIC LAYOUT UPDATES AND OTHER CIRCUIT UPDATES. DESIGN WAS RENUMBERED.				
REF DES	OLD PART		NEW PART	
B1	22-3329	KWH	J. GRAHAM	3/3/2023
CHANGES TO: OPTIMIZE I2C WAVEFORMS. OPTIMIZE 5V BUCK COMPENSATION. MATCH 5V FEEDBACK CAPACITOR WITH OTHER PMIC RAILS. PREVENT PULLING DOWN ENABLE PINS WITH +5V_STBY AT STARTUP.				
REF DES	OLD PART		NEW PART	
C30	041-0859		041-0231	
C31	406-0097		406-0066	
C410	406-0021		406-0228	
C413	406-0021		406-0228	
C415	041-0381		406-0192	
MSC2	BS2008-03.B		BS2008-03.B1	
R123	463-3K32		463-1K50	
R407	463-10K0		Unplaced	
R556	463-3K32		463-1K20	
R579	463-10K0		Unplaced	
R580	463-10K0		Unplaced	
R59	463-150K		463-47K5	
R593	463-10K0		Unplaced	
B2	22-3329	KWH	J. GRAHAM	3/13/2023
CHANGES TO RESOLVE TEST FINDINGS				
REF DES	OLD PART		NEW PART	
C210	406-0012		406-0016	
C29	406-0012		406-0016	
L11	440-0019		255-000	
L12	440-0019		255-000	
L14	440-0019		255-000	
L15	440-0019		255-000	
L20	440-0019		255-000	
L22	440-0019		255-000	
L4	440-0019		255-000	
L8	440-0019		255-000	
MSC2	BS2008-03.B1		BS2008-03.B2	
R520	252-1331		462-2K20	
U28	151-0025		431-1504	
U37	151-0025		431-1504	
U38	151-0025		431-1504	
U39	151-0025		431-1504	
U59	431-1080		431-1080-P02	
U76	431-1475		431-1475-P01	
B3	22-3329	KWH	J. GRAHAM	3/17/2023
FLOAT UNUSED VBUS PINS TO AVOID POTENTIAL OVERVOLTAGE FROM 5V RAIL EXTREMES				
REF DES	OLD PART		NEW PART	
MSC2	BS2008-03.B2		BS2008-03.B3	
R118	463-0000		Unplaced	
R586	463-0000		Unplaced	

REV	ECO	DRN	EE	DATE
-----	-----	-----	----	------

REV	ECO	DRN	EE	DATE
-----	-----	-----	----	------

REV	ECO	DRN	EE	DATE
-----	-----	-----	----	------

REV	ECO	DRN	EE	DATE
-----	-----	-----	----	------

REV	ECO	DRN	EE	DATE
-----	-----	-----	----	------