

UCD90xxx Sequencer Schematics Guidelines

This document is a quick guideline to help the user perform a schematics review to achieve the best performance. This document does not apply to the UCD9080 and UCD9081 devices.

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The UCD90xxx family of digital power supply sequencers, also known as system health monitors are flexible and powerful enough to meet users sequencing, monitoring, margining and other needs. The entire family of devices are designed to have similar behaviors, with a different number of rails or some other minor features. Users only need to learn how to use the device once, and can then seamlessly switch to other devices within the family that best fit their future designs. This document is a quick guideline to help user to perform a schematics review to achieve the best performance. This document does not apply to the UCD9080 and UCD9081 device.

2 UCD Power Supply Review

If a brownout circuit is used, ensure that forward voltage of the selected Schottky diode does not trigger the brownout voltage threshold under operational temperature range. The pullup source for the RESET signal must be connected to the cathode side of the diode, if brownout circuitry is used.

2.1 UCD90240 and UCD90320

The UCD90240 and UCD90320 devices have the following power supply parameters:

- Pin A2, G13, M12, and N10 leave floating or isolated
- Pin G12, K11, M10 and N13 ties to DVSS
- K12 ties to V33D
- Three 1-μF X7R ceramic capacitors in parallel with two 0.1-μF X7R ceramic capacitors for BPCAP decoupling
- Two 1-μF X7R ceramic capacitors in parallel with four 0.1-μF X7R ceramic capacitors and two 0.01-μF X7R ceramic capacitors for V33D decoupling
- One 1-μF X7R ceramic capacitor in parallel with one 0.1-μF X7R ceramic capacitor and one 0.01-μF X7R ceramic capacitor for V33A decoupling. A 1-Ω resistor can be placed between V33D and V33A to decouple the noise on V33D from V33A.
- One 1-μF X7R ceramic capacitor in parallel with one 0.01-μF X7R ceramic capacitor for VREFA+ decoupling (if used)

Copyright © 2017, Texas Instruments Incorporated

- Place decoupling capacitors as close to the device as possible
- If an application does not use the RESET signal, the RESET pin must be tied to V33D, either by direct connection to the nearest V33D pin, or by an R-C circuit as shown in Figure 1.



www.ti.com

UCD Power Supply Review



Figure 1. RESET With R-C Network



2.2 Remaining UCD90xxx Devices

For supply-voltage decoupling, provide power-supply pin bypass to the device as follows:

- $1-\mu$ F, X7R ceramic in parallel with 0.01- μ F, X7R ceramic at the BPCAP pin
- 0.1-µF, X7R ceramic in parallel with 4.7-µF, X5R ceramic at the V33D pin
- 0.1-µF, X7R ceramic in parallel with 4.7-µF, X5R ceramic at the V33A pin
- Connect the V33D pin, V33DIO1 pin (if applicable), and V33DIO2 pin (if applicable), directly to the 3.3-V supply. Connect V33A to V33D through a $4.99-\Omega$ resistor. This resistor and V33A decoupling capacitors form a low-pass filter to reduce noise on V33A, which improves the ADC accuracy.

3 **IO Signals Review**

All pullups shall use the same 3.3-V source as the UCD90xxx devices.

Analog Monitor (MONx/AMONx) Pin Review 3.1

The following list provides analog monitor (MONx/AMONx) pin information:

Internal or external voltage reference is used by ADC to monitor the external signal. Be sure to have the proper voltage divider to limit the input signal.

Table 1. UCD90xxx Voltage References

	UCD90240 and UCD90320	Remaining UCD90xxx Devices
Internal Voltage Reference	V33D	2.5 V
External Voltage Reference	2.4–3 V	N/A

- When a digital signal is connected to the analog monitor (MONx/AMONx) pin, please check the logic level of the input signal to see whether it is over the voltage reference
- TI recommends having a 10-nF to 100-nF decoupling capacitor close to the analog monitor (MONx/AMONx) pin to remove rail ripple voltage
- For UCD90240 and UCD90320, TI recommends maintaining at least a 200- Ω resistance between a low-impedance analog input and an AMON pin. For example, when monitoring a rail voltage without a resistor divider, place a 200- Ω resistor in series between the rail output and AMON pin, as shown in Figure 2.

3.2 PMBUS Signals Review

Pull up SCL and SDA (2.2 k Ω recommended) to the same power supplies as the UCD devices. The ALERT signal is pulled up to the same 3.3-V source as SCL or SDA. When the CONTROL pin is not used, either pull it down or up, the device does not care about the input state of the CONTROL pin. Do not leave it floating.

For the UCD90xxx (other than the UCD90240 and UCD90320), make sure the resistors used for PMBUS_ADDRESS give a valid 7-bit I²C address other than 126.

2



www.ti.com

IO Signals Review

3.3 GPIO Pins Review

Consider the initial IO states detailed in Table 2 when the device is under reset and initialization, and consider their impact to the application circuitry.

Table 2. Initial IO States of UCD90X

Device	Reset IO State
UCD90240 and UCD90320	Hi-Z
UCD90xxx	FPWM pins are low, rest IO pins are Hi-Z

3.4 Margin Pins Review

It is a good design practice to provide a series impedance of 20Ω to 33Ω at the signal source to slow fast digital edges and route FPWM signals away from sensitive analog signals when they are used for fan control or margining function. Consult *Design Voltage Margining Circuit for UCD90xxx Power Sequencer* and System Manager (SLVA845) for margining circuit design and *UCD90xxx Voltage Margining Circuit Design Tool* (SLVC676).

3

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated