


SN: Schematic specific notes
 DN: Design/Decision Notes
 PN: Notes for PCB layout

△ SN: 3V3_INT_I comes from the attached interface board as an inbound signal.
 VDD_SDIO_INT_O goes to the attached interface board as an output signal for SD card operations
 1V8_INT_O goes to the attached interface board as an output signal for peripherals




△ SN: 0.85V is used for the core CPU. 1.8V is used for the eMMC. 2.5V is used for DDR4
 VDD_SDIO_INT will be 3.3 or 1.8. (LDO1 can be triggered by I2C or by setting the VSEL_SD pin high (LDO1=3.3V) or low (LDO1=1.8V).)


△ nRSTOUT is open drain, and pulled up, so a buffer/trigger will make the reset pins response push-pull

Title Main_Power.SchDoc		
Size A4	Number	Revision
Date: 2/06/2026	Sheet of	
File: C:\Users\...\Main_Power.SchDoc	Drawn By:	



PN: Decouple caps for VDD_CORE signals. 0.1uF go near SOC pins




PN: Decouple caps for VDDR_CORE signals. 0.1uF go near SOC pins





PN: Decouple caps for VDD_DDR4 signals. 0.1uF go near SOC pins








PN: Decouple caps. 0.1uF go near SOC pins



PN: Decouple caps. 0.1uF go near SOC pins




Title AM625_Power.SchDoc		
Size A4	Number	Revision
Date: 2/06/2026	Sheet of	
File: C:\Users\...\AM625_Power.SchDoc	Drawn By:	




See datasheet table 8-2 for address configurations


DN: I2C is tied to VDDSHV0 volatge levels




Title		
Current_Sense.SchDoc		
Size	Number	Revision
A4		
Date:	2/06/2026	Sheet of
File:	C:\Users\...\Current_Sense.SchDoc	Drawn By:




Title			SOC_Power.SchDoc		
Size	Number		Revision		
A4					
Date:	2/06/2026		Sheet of		
File:	C:\Users\...\SOC_Power.SchDoc		Drawn By:		



Title			DDR4.SchDoc		
Size	Number	Revision			
A4					
Date:	2/06/2026		Sheet of		
File:	C:\Users\...\DDR4.SchDoc		Drawn By:		




Title			Storage_Devices.SchDoc		
Size	Number			Revision	
A4					
Date:	2/06/2026		Sheet of		
File:	C:\Users\...\Storage_Devices.SchDoc		Drawn By:		




▲ UART0 is the console. 115200,8n1

Title		
AM625_Functions.SchDoc		
Size	Number	Revision
A4		
Date:	2/06/2026	Sheet of
File:	C:\Users\...\AM625_Functions.SchDoc	Drawn By:



0x48

PN: Place near AM625



0x49

PN: Place near DDR4






Table 2. Address Pins and Slave Addresses for the TMP100

ADD1	ADD0	SLAVE ADDRESS
0	0	1001000
0	Float	1001001
0	1	1001010
1	0	1001100
1	Float	1001101
1	1	1001110
Float	0	1001011
Float	1	1001111


Title Temperature_Sense.SchDoc		
Size A4	Number	Revision
Date: 2/06/2026	Sheet of	
File: C:\Users\...\Temperature_Sense.SchDoc	Drawn By:	






Title			MCU_Domain.SchDoc
Size	Number	Revision	
A4			
Date:	2/06/2026	Sheet of	
File:	C:\Users\...\MCU_Domain.SchDoc	Drawn By:	




Title			Bootmode.SchDoc		
Size	Number		Revision		
A4					
Date:	2/06/2026		Sheet of		
File:	C:\Users\...\Bootmode.SchDoc		Drawn By:		



Title			Ethernet.SchDoc		
Size	Number		Revision		
A4					
Date:	2/06/2026		Sheet of		
File:	C:\Users\...\Ethernet.SchDoc		Drawn By:		



Title		
External.SchDoc		
Size	Number	Revision
A4		
Date:	2/06/2026	Sheet of
File:	C:\Users\...\External.SchDoc	Drawn By:



Title			ESD_External.SchDoc		
Size	Number		Revision		
A4					
Date:	2/06/2026		Sheet of		
File:	C:\Users\...\ESD_External.SchDoc		Drawn By:		