

LPDDR4 layout routing spec:

Impedance control:

1. point-to-point diff impedance 80ohm/±5ohm
2. point-to-point single-ended impedance 40ohm/±5ohm

ADDR_CTRL control:

1. CK max trace length < 250ps or 1375mils (Vp=5.5mil/ps, Er=4.6)
- 2.1. ADDR_CTRL max trace length < 250ps or 1375mil (Vp=5.5mil/ps, Er=4.6)
3. skew within CK diff pair < 0.25ps or 1.375mils (Vp=5.5mil/ps, Er=4.6)
4. skew within ADDR_CTRL net group < 3ps or 16.5mils (Vp=5.5mil/ps, Er=4.6)
5. skew between each T-branch signal pair < 0.1ps or 0.55mils (Vp=5.5mil/ps, Er=4.6)
6. skew between ADDR_CTRL net group refer to CK < 3ps or 16.5mils (Vp=5.5mil/ps, Er=4.6)
7. no stubs allowed on traces
8. max vias on each trace < 4
9. via count difference < 0
10. via stub length typical is 20 mils
11. center-to-center CK to other LPDDR4 trace spacing > 4W
12. center-to-center ADDR_CTRL to other LPDDR4 trace spacing > 3W
13. center-to-center ADDR_CTRL to other ADDR_CTRL trace spacing > 3W
14. CK spacing to other net > 4W






DATA group control:

1. DQSx max trace length < 250ps or 1375mils (Vp=5.5mil/ps, Er=4.6)
2. DATA max trace length < 250ps or 1375mil (Vp=5.5mil/ps, Er=4.6)
3. DQSx pair length must be less than CK pair (include trace length to die in the package)
4. skew within DQSx diff pair < 0.1ps or 0.55mils (Vp=5.5mil/ps, Er=4.6)
5. skew between DATA net group refer to DQSx < 0.5ps or 2.75mils (Vp=5.5mil/ps, Er=4.6)
6. DQSx pair length must be less than DQ/DW (include trace length to die in the package)
7. no stubs allowed on traces
8. max vias on each trace < 2
9. via count difference < 0
10. via stub length typical is 40 mils
11. center-to-center spacing (between clock net class) > 4W
12. center-to-center spacing (between signal net class) > 4W
13. center-to-center spacing (within signal net class) > 3W

845501926 PDCU HZ







Design NO. 825501036_ADAS_SCH		Rev V1.1	Sheet Name EMIF1
Size	Designer / Date	Check / Date	Confirm / Date
	Customer: ZHEHULLI	mingyu.gong	jianmin.yang
Date:	Thursday, March 10, 2022		Sheet 6 of 51





845501926 PDCU HZ




Design NO. 825501036_ADAS_SCH		Rev V1.1	Sheet Name LPDDR4
Size A4	Designer / Date EHUILLI	Check / Date mingyu.gong	Confirm / Date janmin.yang
Date: Thursday, March 10, 2022		Sheet 7 of 51	






- 1、单端50ohm阻抗控制
- 2、OSPI0_DATA, CS, RSTO_N参考clk等长控制, 误差±150mil
- 3、U901/902靠近CPU放置, 走线长度小于2475mil
- 4、R937靠近U902放置, 用于匹配传输时延




845501926 PDCU HZ




Design NO. 825501036_ADAS_SCH	Rev V1.1	Sheet Name EMMC NOR FLASH
Size Customer: ZEHULLI	Designer / Date mingyu.gong	Check / Date janmin.yang
Date Thursday, March 10, 2022	Sheet 9 of 51	Confirm / Date janmin.yang








RESET BLOCK



TMP SENSOR





For PDCU: $V_{IH_B} = (R4319 + R1004) / (R4319 + R1004 + R1006) = 1.73V > 0.65V_{CC}$





845501926 PDCU HZ



Design NO. 825501036_ADAS_SCH	Rev V1.1	Sheet Name RESET CRYSTAL
Size Customer: HUI LI	Check / Date mingyu.gong	Confirm / Date jianmin.yang
Date Thursday, March 10, 2022	Sheet 10 of 51	




XTDA4VMXXGALF



845501926 PDCU HZ




Design NO. 825501036_ADAS_SCH	Rev V1.1	Sheet Name MCU_SPI_IIC
Size Customer: EHUILLI	Check / Date mingyu.gong	Confirm / Date janmin.yang
Date: Thursday, March 10, 2022	Sheet 11 of 51	




845501926 PDCU HZ




Design NO. 825501036_ADAS_SCH		Rev V1.1	Sheet Name MCU_GMAC
Size	Designer / Date CUST: ZEHULLI	Check / Date mingyu.gong	Confirm / Date jianmin.yang
Date: Thursday, March 10, 2022	Sheet 12 of 51		



XTD4VMXXXGALF



RS232



INPUTS	FORCEON	FORCEOFF	VALID	RIN	RS-232 LEVEL	OUTPUT DOUT	DRIVER STATUS
X	X	L	X	X	Z	Z	Powered off
L	H	H	X	X	H	H	Normal operation with auto-powerdown disabled
L	H	H	X	X	L	L	Normal operation with auto-powerdown enabled
L	L	H	Yes	L	H	H	Powered off by auto-powerdown feature
L	L	L	Yes	L	L	L	
L	L	L	No	Z	Z	Z	
H	L	H	No	Z	Z	Z	




H = high level, L = low level, X = irrelevant, Z = high impedance

845501926 PDCU HZ



Design NO. 825501036_ADAS_SCH	Rev V1.1	Sheet Name SOC IIC CAN
Size A4	Designer / Date ZHEHULLI	Check / Date mingyu.gong
Date Thursday, March 10, 2022	Sheet 14 of 51	Confirm / Date jianmin.yang

MIPPI layout routing spec:
 1.max trace length < 10000mils
 2.diff pair skew < 8ps or 44mil (Vp=5.5mil/ps,Er=4.6)
 3.diff lane skew < 50 mils refer to CLK
 4.diff impedance 100ohm/±10%
 5.Single-ended impedance 50ohm/±10%
 6.no stubs allowed on traces
 7.max vias on each trace < 2
 8.via stub length typical is 20 mils
 9.spacing to any other trace is 3xDS,at least 2xDS
 DS = differential spacing of the traces



845501928 PDCU HZ




Design NO. 825501036_ADAS_SCH		Rev V1.1	Sheet Name CSI DSI MLB
Size	Designer / Date ZEHULLI	Check / Date mingyu.gong	Confirm / Date jianmin.yang
Date Thursday, March 10, 2022	Sheet 15 of 51		



845501926 PDCU HZ



Design NO. 825501036_ADAS_SCH		Rev V1.1	Sheet Name GMAC2 CAN
Size A3	Designer / Date ZHENJUN Thursday, March 10, 2022	Check / Date ningyu.gong Sheet 17 of 51	Confirm / Date jiamin.yang




845501928 PDCU HZ



Design NO. 825501036_ADAS_SCH		Rev V1.1	Sheet Name TDA4 PWR1
Size	Designer / Date	Check / Date	Confirm / Date
Customer	JEHULLI	mingyu.gong	janmin.yang
Date	Thursday, March 10, 2022		Sheet 18 of 51


Power Rail	Voltage	Subsystems and Peripherals Group
VMON_IR_VEXT	1V8	Voltage Monitor for External 1.8V supply
VDDS_MMC0	1V8	MMC0
VFP_MCU	1V8	MCU DOMAIN EFUSE
VFP_CORE	1V8	MAIN DOMAIN EFUSE
VDDSHV0_MCU	3V3	EMU, MCU I2C0, MCAN0/1, MCU POR2/RESET, MCU SPI0/1, RESET_REQ2, JTAG, MKUP, GPIO, MKUP_I2C0, MKUP_UART0, MCU_EXT_REFCLK/CLKOUT, MCU_UART0
VDDSHV1_MCU	1V8	MCU OSPI0/1
VDDSHV2_MCU	3V3	MCU MDIO0, MCU RGMII1
VDDSHV0	3V3	I2C0/1/2/7/6, PCIE0_CLKREQn, MCAN0/1, POR2_OUT, RESPTSSTAT, SOC_SAFETY_ERRORn, DPO_HPD, UART0/1/5, JTAG, SPI2, USB0_DRVVBUS
VDDSHV1	3V3	RGMII3/4, SPI3
VDDSHV2	3V3	VPEF0
VDDSHV3	3V3	RGMII5, MDIO0, PCIE2_CLKREQn, MMC1_SDFP
VDDSHV4	3V3	RMII6
VDDSHV5	3V3	MMC1
VDDSHV6	3V3	MMC2



845501928 PDCU HZ




Design NO. 825501036_ADAS_SCH		Rev V1.1	Sheet Name TDA4_PWR2
Size	Designer / Date ZHEHULLI	Check / Date mingyu.gong	Confirm / Date jianmin.yang
Date	Thursday, March 10, 2022		Sheet 19 of 51



***PCB Notes:**
 For multi-phase Buck converter configs, route remote sense feedback as follows:
 1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
 2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
 3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

For single-phase Buck converters, route remote sense feedback as follows:
 1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
 2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
 3. Trace widths = 4-8mil"



11最新反馈不用接地(数据手册中说不悬空), 接一个0Ω到地, 焊接。

FB route through separate conductors at the point of load (See "PCB Notes")

