

## UCC28950 Design Calc

This spreadsheet guides the User through the design

1. The Macros must be ENABLED.
2. The Analysis ToolPak Add-In must be checked.
  - This feature can be found in the Tools Menu
  - Select Add-Ins
  - Check the box next to Analysis ToolPak
3. Enter the desired design parameters in the YELLOW
4. The spreadsheet will calculate the ideal values and
5. Actual standard values must be entered for the simulation
6. Note this design tool was generated to accompany SLUA560

# calculator

gn process for a

l.

LOW shaded boxes

nd display the results in red

preadsheet to calculate the

ny application report





<b>UCC28950 Excel Design Tool: SLUC222D</b>			
Revision: D	7/27/2018		
<b>This design tool was generated based on the information in application report SLUA560</b>			
<b>It is recommended that you read this application note before using this design tool</b>			
<b>Enter Design Parameters and Chosen Component Values in Yellow Cells</b>			
Warning Negative Numbers in Calculated Values Could Indicate			
> Efficiency goal with selected components may not be achievable			
> Invalid parameters entered in yellow cells			
> Design cannot calculate realistic values for your design parameters			
<b>Design Specifications</b>			
<b>Description</b>	<b>Minimum</b>	<b>Typical</b>	<b>Maximum</b>
Input Voltage	140	150.00	160
Output Voltage	24	27.00	28
Allowable Output Voltage Transients (90% Load Step)			2
Output Power ( $P_{OUT}$ )			600
Full Load Efficiency	85%		
Inductor ( $L_{OUT}$ ) Switching Frequency		200.00	
<b>Selecting Power Transformer (T1)</b>			
<b>Description</b>	<b>Variable</b>		<b>Unit</b>
Set Initial Power Budget	$P_{BUDGET}$	105.88	W
Estimated FET Voltage Drop	$V_{RDSON}$	0.30	V
Maximum Duty Cycle Nominal	$D_{MAX}$	0.66	
T1 Transformer Turns Ratio= $N_p/N_s$	a1	3.37	

Select Transformer Turns Ratio	a1	4.000	
Typical Duty Cycle	D <sub>TYP</sub>	0.73	
Inductor Ripple Current	ΔI <sub>LOUT</sub>	4.44	A
T1 Primary Magnetizing Inductance > or =	L <sub>MAG</sub>	0.36	mH
Please Refer to Figure of T1 Current	I <sub>PS</sub>	24.44	A
Please Refer to Figure of T1 Current	I <sub>MS</sub>	20.00	A
Please Refer to Figure of T1 Current	I <sub>MS2</sub>	22.22	A
Partial RMS Current	I <sub>SRMS1</sub>	12.79	A
Partial RMS Current	I <sub>SRMS2</sub>	9.62	A
Partial RMS Current	I <sub>SRMS3</sub>	0.53	A
Calculate T1 Secondary RMS Current (I <sub>SRMS</sub> )	I <sub>SRMS</sub>	16.01	A
Primary Magnetizing Current Based on L <sub>MAG</sub>	ΔI <sub>LMAG</sub>	1.27	A
Please Refer to Figure of T1 Current	I <sub>PP</sub>	8.36	A
Please Refer to Figure of T1 Current	I <sub>MP</sub>	7.25	A
Please Refer to Figure of T1 Current	I <sub>MP2</sub>	7.70	A
Partial RMS Current	I <sub>PRMS1</sub>	6.35	A
Partial RMS Current	I <sub>PRMS2</sub>	4.69	A
Calculate T1 Primary RMS Current (I <sub>PRMS</sub> )	I <sub>PRMS</sub>	7.89	A
Primary Magnetizing Inductance	L <sub>MAG</sub>	0.41	mH
Transformer Primary DC Resistance	DCR <sub>P</sub>	0.50	mΩ
Transformer Secondary DC Resistance	DCR <sub>S</sub>	0.50	mΩ
Measured Transformer Primary Leakage Inductance	L <sub>LK</sub>	14.22	uH
Estimated transform loss, 2X Copper Losses	P <sub>T1</sub>	0.58	W

Recalculate Power Budget	$P_{\text{BUDGET}}$	105.31	W
<b>QA, QB, QC, QD FET selection:</b>			
Voltage Applied to FET Gate $\approx$ VDD	$V_g$	10.00	V
FET drain to source on resistance	$R_{\text{ds(on)QA}}$	144.00	m $\Omega$
FET Specified Coss	$C_{\text{OSS\_QA\_SPEC}}$	22.00	pF
QA FET Gate Charge	$Q_{A_g}$	28.00	nC
Voltage Across Drain to Source Where $C_{\text{OSS}}$ was Measured, Data Sheet Parameter	$V_{\text{dsQA}}$	400.00	V
Calculate average $C_{\text{OSS}}$	$C_{\text{OSS\_QA\_AVG}}$	34.79	pF
Calculate QA losses	$P_{\text{QA}}$	9.02	W
Recalculate Power Budget	$P_{\text{BUDGET}}$	69.22	W
<b>Select Shim Inductor (<math>L_s</math>)</b>			
Calculated Shim Inductance	$L_s$	-14.09	$\mu$ H
Shim Inductance Used	$L_s$	26.00	$\mu$ H
$L_s$ DC Resistance	$\text{DCR}_{L_s}$	4.00	m $\Omega$
Estimate $L_s$ power loss ( $P_{L_s}$ )	$P_{L_s}$	0.50	W
Recalculate Power Budget	$P_{\text{BUDGET}}$	68.72	W
<b>Selecting Output Inductor (<math>L_{\text{OUT}}</math>)</b>			
Calculate Output Inductance	$L_{\text{OUT}}$	8.17	$\mu$ H
Calculate $L_{\text{OUT}}$ RMS Current	$I_{L_{\text{OUT\_RMS}}}$	22.37	A
Output Inductance Used	$L_{\text{OUT}}$	40.00	$\mu$ H
$L_{\text{OUT}}$ equivalent series resistance	$\text{DCR}_{L_{\text{OUT}}}$	0.75	m $\Omega$
Estimate $L_{\text{OUT}}$ power loss	$P_{L_{\text{OUT}}}$	0.75	W

Recalculate Power Budget	$P_{\text{BUDGET}}$	67.97	W
<b>Selecting Output Capacitance (<math>C_{\text{OUT}}</math>)</b>			
Time it takes $L_{\text{OUT}}$ to change 90% of its full load current	$t_{\text{HU}}$	29.63	us
Output Capacitance ESR $\leq$	$\text{ESR}_{\text{COUT}}$	90.00	m $\Omega$
Output Capacitance $C_{\text{OUT}} \geq$	$C_{\text{OUT}}$	2962.96	uF
Output Capacitance RMS Current	$I_{\text{COUT\_RMS}}$	2.57	A
Number of Output Capacitors Used	n	5.00	
Single Capacitor Capacitance		3000.00	uF
Single Capacitor ESR		31.00	m $\Omega$
Total Output Capacitance	$C_{\text{OUT}}$	15000.00	uF
Total Equivalent Series Resistance	$\text{ESR}_{\text{COUT}}$	6.20	m $\Omega$
Calculate Output Capacitance Loss	$P_{\text{COUT}}$	0.04	W
Recalculate Power Budget	$P_{\text{BUDGET}}$	67.93	W
<b>Select FETs QE and QF:</b>			
Maximum Voltage Across QE and QF	$V_{\text{dsQE}}$	80.00	V
QE and QF Gate Charge	$Q_{\text{Eg}}$	78.00	nC
QE and QF on Resistance	$R_{\text{ds(on)QE}}$	51.00	m $\Omega$
Voltage Specified at $C_{\text{OSS}}$ Specified in the Data Sheet	$V_{\text{dsQE\_SPEC}}$	480.00	V
Specified QE and QF $C_{\text{OSS}}$ From the Data Sheet	$C_{\text{OSS\_SPEC}}$	780.00	pF
Average QE and QF $C_{\text{OSS}}$	$C_{\text{OSS\_QE\_AVG}}$	318.43	pF
QE and QF RMS Current	$I_{\text{QE\_RMS}}$	16.01	A
Maximum Gate Charge at the end of the Miller Plateau	$Q_{\text{EMILLER\_MAX}}$	70.00	nC
Minimum Gate Charge at the beginning of the Miller Plateau	$Q_{\text{EMILLER\_MIN}}$	15.00	nC
Peak Current Gate of QE and QF is Driven with	$I_{\text{P}}$	6.00	A



Approximate QE and QF $V_{ds}$ Rise and Fall Times	$t_r \approx t_f$	18.33	ns
Estimate QE FET Losses	$P_{QE}$	20.16	W
Recalculate Power Budget	$P_{BUDGET}$	27.61	W
<b>Input Capacitance Calculations (<math>C_{IN}</math>)</b>			
Possible Delay That will Be Required for ZVS	$t_{DELAY}$	146.97	ns
$t_{DELAY}$ will act as a duty cycle clamp	$D_{CLAMP}$	0.97	
Minimum Input During Line Dropout	$V_{DROP}$	113.11	V
Calculate Minimum Input Capacitance	$C_{IN}$	2060.42	uF
High Frequency $C_{IN}$ RMS Current	$I_{CINRMS}$	3.86	A
Input Capacitance Used	$C_{IN}$	2500.00	uF
Equivalent Series Resistance	$ESR_{CIN}$	10.00	m $\Omega$
Estimate $C_{IN}$ Power Dissipation	$P_{CIN}$	0.15	W
Recalculate Power Budget This is the remaining power left for the CT network, IC and IC sensing resistors	$P_{BUDGET}$	27.47	W
<b>Setting up the current sense network (CT, <math>R_S</math>, <math>R_{RE}</math>, <math>D_A</math>):</b>			
Select CT and Enter Turns Ratio $a2 = I_p/I_s$	$a2$	100.00	
Calculate nominal peak current ( $I_{P1}$ ) at $V_{INMIN}$	$I_{P1}$	8.32	A
Calculate Current Sense Resistor	$R_S$	19.66	$\Omega$
Closest Standard Resistor Value (E48)	$R_S$	19.60	$\Omega$
Select Current Sense Resistor for Your Design	$R_S$	19.60	$\Omega$
Estimate $R_S$ Power Loss	$P_{RS}$	0.08	W
Maximum Diode $D_A$ Reverse Voltage	$V_{DA}$	66.04	V

Estimate $D_A$ Losses	$P_{DA}$	0.03	W
<b>Setting up Voltage Amplifier Reference <math>G_c(f)</math></b>			
Programmed Voltage Reference, Needs to be < 5V	V1	2.50	V
Select Standard Resistor	$R_B$	2.37	k $\Omega$
Calculated Resistance	$R_A$	2.37	k $\Omega$
Closest Standard Resistor Value (E48)	$R_A$	2.37	k $\Omega$
Select Standard Resistor Value	$R_A$	2.37	k $\Omega$
Select Standard Resistor	$R_C$	2.37	k $\Omega$
Calculated Resistance	$R_I$	23.23	k $\Omega$
Closest Standard Resistor Value (E48)	$R_I$	23.70	k $\Omega$
Select Standard Resistor Value	$R_I$	23.70	k $\Omega$
Double pole of $G_{CO}(f)$	$f_{PP}$	50.00	kHz
Voltage Loop Crossover Frequency	$f_C$	5.00	kHz
Load Impedance at 10% Load	$R_{LOAD}$	12.15	$\Omega$
Calculate Feedback Resistor	$R_F$	209.29	k $\Omega$
Closest Standard Resistor Value (E48)	$R_F$	205.00	k $\Omega$
Select Standard Resistor Value	$R_F$	205.00	k $\Omega$
Calculate Zero Capacitor	$C_Z$	0.78	nF
Closest Standard Capacitor Value	$C_Z$	0.82	nF
Select Standard Capacitor Value	$C_Z$	0.82	nF
Calculate Pole Capacitor	$C_P$	77.64	pF
Closest Standard Capacitor Value	$C_P$	82.00	pF
Select Standard Capacitor Value	$C_P$	82.00	pF



<b>Setting AB Initial Turn-on Delay (<math>t_{ABSET}</math>)</b>			
Calculate 1/4 LC Tank Frequency and set AB Initial Delay	$t_{ABSET}$	146.97	ns
Enter/Fine Tune $t_{ABSET}$ Based on Valley Switching/ZVS	$t_{ABSET}$	146.97	ns
Select Standard Resistor for $R_{DA1}$ for $t_{ABSET}$ Delay Range	$R_{DA1}$	10.00	k $\Omega$
Calculate Voltage at ADEL pin to Meet Delay Range	$V_{ADEL}$	1.80	V
Calculate $R_{DA2}$	$R_{DA2}$	5.63	k $\Omega$
Closest Standard Resistor Value (E48)	$R_{DA2}$	5.62	k $\Omega$
Select Standard Resistor for $R_{DA2}$ for $t_{ABSET}$ Delay Range	$R_{DA2}$	5.62	k $\Omega$
Recalculate $V_{ADEL}$ Based on $R_{DA1}$ and $R_{DA2}$ Selection	$V_{ADEL}$	1.80	V
Calculate AB timing resistor	$R_{DELAB}$	78.84	k $\Omega$
Closest Standard Resistor Value (E48)	$R_{DELAB}$	78.70	k $\Omega$
Select Standard Resistor Value (Between 13K and 90K ohm)	$R_{DELAB}$	26.10	k $\Omega$
<b>Setting CD Initial Turn-on Delay (<math>t_{CDSET}</math>)</b>			
Set Initial CD delay to AB Delay $t_{ABSET} = t_{CDSET}$	$t_{CDSET}$	146.97	ns
Enter/Fine Tune $t_{ABSET}$ Based on Valley Switching/ZVS	$t_{CDSET}$	146.97	ns
Calculate AB timing resistor	$R_{DELCD}$	78.84	k $\Omega$
Closest Standard Resistor Value (E48)	$R_{DELCD}$	78.70	k $\Omega$
Select Standard Resistor Value (Between 13K and 90K ohm)	$R_{DELCD}$	78.70	k $\Omega$
<b>Setting AF and BE turnoff delay (<math>t_{AFSET}</math>, <math>t_{BESET}</math>)</b>			
Set to half of $t_{ABSET}$	$t_{AFSET} = t_{BESET}$	73.49	ns
Enter/Fine Tune $t_{AFSET}$ and $t_{AFSET}$	$t_{AFSET} = t_{BESET}$	73.49	ns
Select Standard Resistor for $R_{CA1}$ for $t_{AFSET}$ Delay Range	$R_{CA1}$	27.80	k $\Omega$
Calculate Voltage at ADELEF pin to Meet Delay Range	$V_{ADELEF}$	0.20	V

Calculate $R_{CA2}$	$R_{CA2}$	1.16	k $\Omega$
Closest Standard Resistor Value (E48)	$R_{CA2}$	1.15	k $\Omega$
Select Standard Resistor Value	$R_{CA2}$	1.15	k $\Omega$
Calculate Voltage at ADELEF pin to Meet Delay Range	$V_{ADELEF}$	0.20	V
Calculate AB timing resistor	$R_{DELEF}$	33.19	k $\Omega$
Closest Standard Resistor Value (E48)	$R_{DELEF}$	33.20	k $\Omega$
Select Standard Resistor Value(Between 13K and 90K ohm)	$R_{DELEF}$	33.20	k $\Omega$
<b>Setting Minimum on Time</b>			
Minimum on Time	$t_{MIN}$	125.00	ns
Calculate $R_{TMIN}$	$R_{TMIN}$	16.67	k $\Omega$
Closest Standard Resistor Value (E48)	$R_{TMIN}$	16.90	k $\Omega$
Select Standard Resistor Value	$R_{TMIN}$	16.90	k $\Omega$
<b>Setup PWM Switching Frequency</b>			
Calculate $R_T$ Value	$R_T$	60.00	k $\Omega$
Closest Standard Resistor Value (E48)	$R_T$	59.00	k $\Omega$
Select Standard Resistor Value	$R_T$	59.00	k $\Omega$
<b>Setup Slope Compensation</b>			
Calculate Magnetizing Current during $I_{LOUT}$ down slope	$dI_{L\_MAG}$	0.49	A
Calculate $V_{SLOPE1}$	$V_{SLOPE1}$	0.04	V/us
Calculate $V_{SLOPE2}$	$V_{SLOPE2}$	0.00	V/us
Calculate $V_{SLOPE}$	$V_{SLOPE}$	0.04	V/us
Calculate $R_{SUM}$	$R_{SUM}$	125.00	k $\Omega$
Closest Standard Resistor Value (E48)	$R_{SUM}$	127.00	k $\Omega$
Select Standard Resistor Value	$R_{SUM}$	127.00	k $\Omega$

<b>Setup DCM Comparator</b>			
<b>Voltage across <math>R_S</math> at 15% load</b>	$V_{RS}$	<b>0.32</b>	<b>V</b>
<b>Select Standard Resistor</b>	$R_G$	<b>1.00</b>	<b>k<math>\Omega</math></b>
<b>Calculate <math>R_E</math></b>	$R_E$	<b>14.47</b>	<b>k<math>\Omega</math></b>
<b>Closest Standard Resistor Value (E48)</b>	$R_E$	<b>14.70</b>	<b>k<math>\Omega</math></b>
<b>Select Standard Resistor Value</b>	$R_E$	<b>16.90</b>	<b>k<math>\Omega</math></b>



























Figure shows T1 primary current ( $I_{\text{PRIMARY}}$ ) and synchronous rectifiers QE ( $I_{\text{QE}}$ ) and QF ( $I_{\text{QF}}$ ) currents with respect to the synchronous rectifier gate drive currents. Note that  $I_{\text{QE}}$  and  $I_{\text{QF}}$  are also T1's secondary winding currents as well. Variable D is the converters duty cycle.






Set  $t_{\text{ABSET}}$  at resonant tank Peak and Valley



Set  $t_{CDSET}$  at resonant tank Peak and Valley



## Compatibility Report for SLUC222D.xls

Run on 2/19/2019 0:18

The following features in this workbook are not supported by earlier versions of Excel. These features may be lost or degraded when opening this workbook in an earlier version of Excel or if you save this workbook in an earlier file format.

### Minor loss of fidelity

# of occurrences	Version
------------------	---------

Some formulas in this workbook are linked to other workbooks that are closed. When these formulas are recalculated in earlier versions of Excel without opening the linked workbooks, characters beyond the 255-character limit cannot be returned.	5 Defined Names	Excel 97-2003
---	-----------------------	---------------

Some cells or styles in this workbook contain formatting that is not supported by the selected file format. These formats will be converted to the closest format available.	2	Excel 97-2003
--	---	---------------