Time at which the falling bulk cap voltage equals the		ωt2_pol	7.57	ms		1		
ectified line votlage at the overload power threshold.	Applies to UCC28630 only							
Minimum bulk voltage at P _{OL}	occessos omy	Vbulkmin_OL	76.89	V	Ok	If this cell is Re	d, the bulk capacitance is too low to supply the speicifed overload power	
Fime at which the falling bulk cap voltage equals the		ωt2_surge	7.52	ms				
rectified line votlage at the maximum power.								
						If this cell is Re	d, the bulk voltage is too low to keep the output voltage in constant voltage regulation, the output	
Minimum bulk voltage when load is stepped from							ant current regulation.	
Pnominal to Pmax for time Tmax		Vbulkmin_surge	75.43	V	power.		hat when Vbulk < Vbulkmin_nom the output may enter constant current regulation depending on the load . is includation assumes that the max load is applied at the peak of line. To calculate the Vbulkmin_surge when	
							s applied at an arbitrary phase angle, please use the accompaying mathcad design file.	
Parameter Entry						the maxioud is	supplied at all all belong product angle, prease ase the accompanying matriced acasemine.	
•		V _{boundary}				1		
		(=Vbulkmin_nom by				This is the volta	age at which the unit operates in boundary mode. The inductance calculation is based on this	
Boundary mode Vbulk voltage @ Pnom		default,	81,27	81.27	v	voltage. By default this is equal to Vbulkmin_nom on line 27. For more continuous operation, increase this		
, , ,		enter an override				voltage		
		value in cell D33 if desired)						
F43/443/-14	+		40	.,		_		
Farget Vdd Voltage Bias Diode Forward Voltage Drop	+	Vdd Vbias_diode	0.7	V	-			
Output Capacitor		Cout	1300	uF	1			
Surput Gapacitor	_	Cour	1000	ui	- Pacammar	aded reflected o	utput voltage = 120V, reflected output voltages of ~140V < Vreflected < 115V may result in the	
							to current sense resistance ratios required. In this case the inductance and or current sense	
Secondary Side Reflected Voltage		V _{reflected}	95	٧	point will allow a greater range of reflected voltage.			
Output Rectifier Forward Voltage Drop				V	1			
	+	V _{rect}	0.45	•	-			
Rectifier Derating		V _{Rect_Derating}	85%	%	-			
ransformer Core Maximum Flux density	+	Bpk	325	mT	+			
Fransformer Core Cross Sectional area Secondary to Bias Leakage inductance	+	Ae	96.6	mm²	+			
as a percentage of the secondary inductance)		%L _{lk_sb}	6%	%	Annrovimati	e value on EVM	transformer	
MosFET total Gate Charge	-	Qg_tot	30	nC	, ipproximide	c value on Evivi	delizione.	
ED Diode Drop			1.8	V	i			
nput X-capacitor value		C _{X-cap}	330	nF	1			
Component and paramter calculation								
			Suggested	User	Used	Units		
				Override		Office		
rarget Turns Ratio		N	3.89		3.89			
for boundary mode operation at Vbulkmin_nom)		Lmag	309		220	uH		
Current Sense Resistance calculation	-	Linay	503		220	uii		
for boundary mode operation at Vbulkmin_nom)			229	200	200	mΩ		
Standard E24 E-series value for Rcs		Rcs	200.00		200	mΩ		
Maximum Primary Current		lpk_max	4.00		4.00	A		
Number of Primary Turns		Npri	28		34			
Number of Secondary Turns Number of Bias Turns		Nsec Nbias	7		9			
Transformer Al	+	Al	190		190	nH		
Rectifier Reverse Voltage Rating	-		145		145	v		
/dd Capacitor Calculation (Minimum)		V _{Rect_Rating}	17		17	uF		
Next Highest Standard E-series value for CVdd (E6)	_	C _{VDD}	22		22	uF		
Startup Delay		Tstart_delay	1027		1027	ms		
Ra Calculation	_	Totalit_dollay	39.54		39.54	kΩ		
Standard E-series value for Ra (E96)		Ra	39.20		39.20	kΩ		
							It is suggested that Rb be implemented as two resistors	
Rb Calculation		Rb	28.28		28.28	kΩ	in parallel to get as close to this value as possible.	
R _{TH} Value		Rth	16.43		16.43	kO.		
Vinimum load power to maintain regulation		Kui	16.27		16.43	mW		
Maximum load resistance to maintain regulation	-		16.37		16.37	kΩ		
Next lowest standard E-series value for R _{preload}	1	R _{preload}	16.00		16.00	kΩ		
prorous					T		This is about 4000/ CC live about 1000/	
	Applies to						This is the default 100% CC limit - this can be adjusted between 50% - 100% on UCC28631,	
Output Constant Current Limit (default 100% value)	UCC28630 only	l _{out_limit}	5.16	L	5.16	A	UCC28632 & UCC28633	
Output Capacitor Ripple Current @ Pnom		I _{ripple(nom)}	4.39		4.39	A		
	Applies to							
Maximum X-capacitance value that cap be	UCC28630 &							
viaximum X-capacitance value that cap be discharged using the current value of CVdd	UCC28633 only	Xcap_max	454		454	nF		
	_		1.07		707	1"	1	
D v D								
$R_{TH} = \frac{R_A \times R_B}{R_A + R_B}$							Is the thevenin equivalent resistance of the Ra,Rb resistor divider between $10k\Omega$ and $20k\Omega$. If	
			Ok				Rth is outside this range it will trigger a pin fault on startup and the IC will not start!!!	
$10 \text{ k}\Omega < R_{TH} < 20 \text{ k}\Omega$								
		1					1	
$V_{AC(pk)} - V_{SELV}$							1	
$C_{VDD} \ge C_X \times \left(\frac{V_{AC(pk)} - V_{SELV}}{V_{DD(start_min)} - V_{DD(reset_max)}} \right)$	Applies to UCC28630 &		Ok				Is the Vdd capacitor large enough to discharge the X-cap beow the SELV voltage level of 60V,	
(.pp(Statt_mm) .pp(Leset_max))	UCC28630 & UCC28633 only		OK .				without it's voltage rising about the IC start threshold.	
$_{2}(P_{NOM} \times P_{LL\%})_{\times t}$	Applies to	I	Ok				Is the bulk capacitor below the level at which it will discharge the X-cap to the SELV	
$C_{\text{NUM}} \le \frac{2\left(\frac{P_{\text{NOM}} \times P_{\text{LL}\%}}{\eta}\right) \times t_{\text{XCAP(dis)}}}{\eta}$	Applies to UCC28630 &			•		1	level in 1 second when the power is above the threshold at which X-cap discharge is disabled.	
$C_{BULK} \le \frac{2\left(\frac{P_{NOM} \times P_{LL\%}}{\eta}\right) \times t_{XCAP(dis)}}{\left(V_{AC(ob)}^2 - V_{CUIV}^2\right)}$	UCC28630 &		Ok					
$C_{BULK} \leq \frac{2 \left(\frac{P_{NOM} \times P_{LL\%}}{\eta}\right) \times t_{XCAP(dis)}}{\left(\left(V_{AC(pk)}\right)^2 - V_{SELV}\right)^2}$			OK					
	UCC28630 &		OK .					
	UCC28630 &							
$C_{BULK} \le \frac{2\left(\frac{P_{NOM} \times P_{LL\%}}{\eta}\right) \times t_{XCAP(dis)}}{\left(V_{AC(pk)}^2 - V_{SELV}^2\right)}$ $\frac{R_{CS}}{L_{DED}} \le \frac{V_{CS(min)}}{t_{AUFC,min}} \times \frac{N_D}{N_D} \times \frac{1}{\left(V_{AUF} + V_{DSCT}\right)}$	UCC28630 &		True				Does the Rcs, Lpri ratio satisfy the Volt second contraint required for output sampling	
$\begin{split} C_{BULK} &\leq \frac{2\left(\frac{P_{NOM}}{\eta} \times P_{LL\%}\right) \times t_{XCAP(dis)}}{\left(V_{AC(pk)}^2 - V_{SELV}^2\right)} \\ \\ \frac{R_{CS}}{L_{PRI}} &\leq \frac{V_{CS(min)}}{t_{OUT(smp)}} \times \frac{N_S}{N_P} \times \frac{1}{\left(V_{OUT} + V_{RECT}\right)} \end{split}$	UCC28630 &						Does the Rcs, Lpri ratio satisfy the Volt second contraint required for output sampling	
$\frac{R_{CS}}{L_{PRI}} \leq \frac{V_{CS(min)}}{t_{OUT(smp)}} \times \frac{N_S}{N_P} \times \frac{1}{(V_{OUT} + V_{RECT})}$	UCC28630 &		True				Does the Rcs, Lpri ratio satisfy the Volt second contraint required for output sampling	
	UCC28630 &						Does the Rcs, Lpri ratio satisfy the Volt second contraint required for output sampling Does the Rcs, Lpri ratio satisfy the Volt second contraint required for tonmin	