



PWR HOT SWAP PROTECTION



Resulting Thresholds:


	Minimum	Typical	Maximum	V
Resulting Upper UVLO Threshold =	10.13	10.34	10.56	V
Resulting Lower UVLO Threshold =	9.74	9.85	9.96	V
Resulting Upper OVLO Threshold =	14.26	14.50	14.81	V
Resulting Lower OVLO Threshold =	13.66	14.00	14.42	V

Design Summary




R_S	=	1	m Ω
R_{CL1}	=	Open	Ω
R_{CL2}	=	0	Ω
R_{PWR}	=	44.2	k Ω
C_T	=	47.00	nF
R1	=	21.5	k Ω
R2	=	2.87	k Ω
R3	=	21.5	k Ω
R4	=	1.87	k Ω
R_{FB1}	=	12.4	k Ω
R_{FB2}	=	1.5	k Ω
R_{PG}	=	10	k Ω
C_{IN}	=	0.01	μ F
C_{VDD}	=	1	μ F
C_{VREF}	=	1	μ F
D1, D3	=	1N4148W-7-F	
D2	=	SK153-TP	
$C_{dv/dt}$	=	10	nF
Connect CL Pin to	=	GND	μ F
Connect CB Pin to	=	GND	μ F
Connect /Retry to	=	GND	μ F
Q1	=	PSMN4R8-100BSE	
Q2	=	MMBT3904	
Q3	=	MMBT3906	
Z1	=	5.0SMDJXXX	

	Typical	Units
Current limit	25.0	A
Power Limit	257	W
Circuit Breaker Current	45.0	A
Startup Time	6.36	ms
Insertion Delay	14.5	ms
Fault Timeout	0.888	ms
Restart Time During Fault	108.309	ms
Upper UVLO Threshold	10.344	V
Lower UVLO Threshold	9.850	V
Upper OVLO Threshold	14.497	V
Lower OVLO Threshold	14.002	V
PGD Threshold	11.0110816	V
PGD Hysteresis	297.6	mV



5V Regulator



LOGIC THRESHOLD			
V _{ENH}	EN threshold high level	Rising enable threshold	1.15 1.19 1.25 V
V _{ENL}	EN threshold low level	Falling disable threshold	0.90 1.00 1.10 V
V _{ENHYS}	EN hysteresis	Hysteresis	190 mV
R _{EN}	EN pulldown resistor		2 MΩ

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Pin voltage	V _{IN}	3	17	17	V
	FB, EN, PG	-0.1	5.5	5.5	V
	GND	-0.1	0.1	0.1	V
	SW	-1	17	17	V
Output current	I _{OUT}	0	3	3	A



TPS563252, TPS563257
SLUSEQ5A – AUGUST 2022 – REVISED MAY 2023


Table 8-2. Recommended Component Values (continued)

Output Voltage (V)	R4 (kΩ)	R5 (kΩ)	Typical L1 (μH)	Typical C _{OUT} (μF)	Typical C _{OUT} Normal Value Range	Typical C _{OUT} Category	Typical C6 (pF)
3.3	135.0	30.0	2.2	22	22-88	MLCC, 0805, 10V	33
5	220.0	30.0	2.2	22	22-88	MLCC, 0805, 10V	22
10	470.0	30.0	4.7	44	44-88	MLCC, 0805, 16V	47

$$I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$

$$I_{PEAK} = I_O + \frac{I_{P-P}}{2}$$

2V5 Regulator



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)


		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	V _{OUT} + V _{DO} (V _{IN})	V _{OUT} + 0.3	5.5	V
V _{EN}	Enable supply voltage		V _{IN}	5.5	V
V _{BIAS} ⁽¹⁾	BIAS supply voltage	V _{OUT} + V _{DO} (V _{BIAS}) ⁽²⁾	V _{OUT} + 1.6 ⁽²⁾	5.5	V

V _{REF}	Internal reference (Adj.)	T _J = +25°C	0.796	0.8	0.804	V
V _{OUT}	Output voltage range	V _{IN} = 5V, I _{OUT} = 1.5A	V _{REF}		3.6	V
	Accuracy ⁽¹⁾	2.97V ≤ V _{BIAS} ≤ 5.5V, 50mA ≤ I _{OUT} ≤ 1.5A	-2	±0.5	2	%

V _{EN(hi)}	Enable input high level	1.1	5.5	V
V _{EN(lo)}	Enable input low level	0	0.4	V

<Core Design>

12V to 1V for LS1028A




V _{ENH}	EN H-level threshold voltage	1.175	1.225	1.3	V
V _{ENL}	EN L-level threshold voltage	1.025	1.104	1.15	V

Table 7-3. MODE Pin Resistor Settings


R _{M,L} (kΩ)	R _{M,H} (kΩ)	LIGHT LOAD OPERATION	CURRENT LIMIT	FREQUENCY (kHz)
5.1	300	FCCM	ILIM-1	400
10	200	FCCM	ILIM	400
20	160	FCCM	ILIM-1	800
20	120	FCCM	ILIM	800
51	200	FCCM	ILIM-1	1200
51	180	FCCM	ILIM	1200
51	150	DCM	ILIM-1	400
51	120	DCM	ILIM	400
51	91	DCM	ILIM-1	800
51	82	DCM	ILIM	800
51	82	DCM	ILIM-1	1200
51	51	DCM	ILIM	1200

12V to 3.3V for System



META 1V8 AVD POWER

- TPS53355 Layout notes:
- C177 should be placed near the device and R213 and C178 can be placed near the power stage.
 - Place resistors connected to TRIP and MODE pins as close to the device as possible. Use common GND via to connect them to ground
 - Place the VDD and VREG decoupling capacitors as close as possible to the device. Make sure GND vias are provided for each decoupling capacitor and make the loop as small as possible.
 - Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop
 - All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as Lix, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
 - The power components (including input/output capacitors, inductor and TPS53355) must be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
 - The trace from these resistors to the VFB pin should be short and thin.
 - The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor should be as short and wide as possible.
 - Use separate vias or trace to connect LL node to snubber, boot strap capacitor and ripple injection resistor. Do not combine these connections.




6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage range	VIN (main supply)	1.5	15	V
	VDD	4.5	25	
	VBST	4.5	28	
	VBST (with respect to LL)	4.5	6.5	
	EN, TRIP, VFB, RF, MODE	-0.1	6.5	
Output voltage range	LL	-1	22	V
	PGOOD, VREG	-0.1	6.5	

LOGIC THRESHOLD AND SETTING CONDITIONS

V _{EN}	EN Voltage	Enable	1.8	V
		Disable	0.6	
I _{EN}	EN Input current	V _{EN} = 5 V	1.0	μA



5. Choose the Overcurrent Setting Resistor

The overcurrent setting resistor, R_{TRIP}, can be determined by Equation 10.

$$R_{TRIP} (k\Omega) = \frac{I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}} \right) \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}}{I_{TRIP} (\mu A)} \times 32 \times R_{DS(on)} (m\Omega) \quad (10)$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- R_{DS(on)} is the thermally compensated on-time resistance value of the low-side MOSFET

Use an R_{DS(on)} value of 1.5 mΩ for an overcurrent level of approximately 30 A. Use an R_{DS(on)} value of 1.7 mΩ for overcurrent level of approximately 10 A.

And the resistor divider value can be determined by Equation 16:

$$R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2$$

V _{VFB}	VFB regulation voltage	CCM condition ⁽¹⁾	0.6	V
V _{VFB}	VFB regulation voltage	T _A = 25°C	0.597	0.6
		0°C ≤ T _A ≤ 85°C	0.5952	0.6
		-40°C ≤ T _A ≤ 85°C	0.594	0.6

Table 7-1. Resistor and Switching Frequency

VALUE (kΩ)	RESISTOR (R _{RF}) CONNECTIONS		SWITCHING FREQUENCY (f _{sw}) (kHz)
	CONNECT TO		
0	GND		250
187	GND		300
619	GND		400
OPEN	n/a		500
866	VREG		650
309	VREG		750
124	VREG		850
0	VREG		970


Table 7-3. Soft-Start and MODE Settings

MODE SELECTION	ACTION	SOFT-START TIME (ms)	R _{MODE} (kΩ)
Auto Skip	Pull down to GND	0.7	39
		1.4	100
		2.8	200
		5.6	475
Forced CCM ⁽¹⁾	Connect to PGOOD	0.7	39
		1.4	100
		2.8	200
		5.6	475

(1) Device enters FCCM after the PGOOD pin goes high when MODE is connected to PGOOD through the resistor R_{MODE}.

META 0V8 AVD POWER

- TPS53355 Layout notes:
- C82 should be placed near the device and R79 and C81 can be placed near the power stage.
 - Place resistors connected to TRIP and MODE pins as close to the device as possible. Use common GND via to connect them to ground
 - Place the VDD and VREG decoupling capacitors as close as possible to the device. Make sure GND vias are provided for each decoupling capacitor and make the loop as small as possible.
 - Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop
 - All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as LX, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
 - The power components (including input/output capacitors, inductor and TPS53355) must be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
 - The trace from these resistors to the VFB pin should be short and thin.
 - The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor should be as short and wide as possible.
 - Use separate vias or trace to connect LL node to snubber, boot strap capacitor and ripple injection resistor. Do not combine these connections.



5. Choose the Overcurrent Setting Resistor

The overcurrent setting resistor, R_{TRIP} , can be determined by Equation 10.

$$R_{TRIP} (k\Omega) = \frac{I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}} \right) \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}}{I_{TRIP} (\mu A)} \times 32 \times R_{DS(on)} (m\Omega)$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- $R_{DS(on)}$ is the thermally compensated on-time resistance value of the low-side MOSFET

Use an $R_{DS(on)}$ value of 1.5 m Ω for an overcurrent level of approximately 30 A. Use an $R_{DS(on)}$ value of 1.7 m Ω for overcurrent level of approximately 10 A.

Table 7-3. Soft-Start and MODE Settings

MODE SELECTION	ACTION	SOFT-START TIME (ms)	R_{MODE} (k Ω)
Auto Skip	Pull down to GND	0.7	39
		1.4	100
		2.8	200
		5.6	475
Forced CCM ⁽¹⁾	Connect to PGOOD	0.7	39
		1.4	100
		2.8	200
		5.6	475

LOGIC THRESHOLD AND SETTING CONDITIONS				
V_{EN}	EN Voltage	Enable	1.8	V
		Disable		0.6
I_{EN}	EN Input current	$V_{EN} = 5V$		1.0 μA

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage range	VIN (main supply)	1.5	15
	VDD	4.5	25
	VBST	4.5	28
	VBST (with respect to LL)	4.5	6.5
Output voltage range	EN, TRIP, VFB, RF, MODE	-0.1	6.5
	LL	-1	22
	PGOOD, VREG	-0.1	6.5

V_{VFB}	VFB regulation voltage	CCM condition ⁽¹⁾	0.6	V
V_{VFB}	VFB regulation voltage	$T_A = 25^\circ C$	0.597	0.6 0.603
		$0^\circ C \leq T_A \leq 85^\circ C$	0.5952	0.6 0.6048
		$-40^\circ C \leq T_A \leq 85^\circ C$	0.594	0.6 0.606

(10)

Table 7-1. Resistor and Switching Frequency

VALUE (k Ω)	RESISTOR (R_{RF}) CONNECTIONS		SWITCHING FREQUENCY (f_{sw}) (kHz)
	VALUE (k Ω)	CONNECT TO	
0		GND	250
187		GND	300
619		GND	400
OPEN		n/a	500
866		VREG	650
309		VREG	750
124		VREG	850
0		VREG	970

<Core Design>

PEGATRON Title : META DX1 0V8 AVD POWER


PEGATRON CORP. Engineer: **Timmy Chien**

Size	Project Name	Rev
C	Endeavor	X00

Date: Wednesday, July 31, 2024 Sheet 45 of 64

(1) Device enters FCCM after the PGOOD pin goes high when MODE is connected to PGOOD through the resistor R_{MODE} .


SFP POWER



$$I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$

$$I_{PEAK} = I_O + \frac{I_{P-P}}{2}$$

POWER BOARD 5V0




LOGIC THRESHOLD			
V _{ENH}	EN threshold high level	Rising enable threshold	1.15 1.19 1.25 V
V _{ENL}	EN threshold low level	Falling disable threshold	0.90 1.00 1.10 V
V _{ENHYS}	EN hysteresis	Hysteresis	190 mV
R _{EN}	EN pulldown resistor		2 MΩ

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Pin voltage	V _{IN}	3	17	V
	FB, EN, PG	-0.1	5.5	
	GND	-0.1	0.1	
	SW	-1	17	
Output current	SW (transient < 20 ns)	-5	18	A
	I _{OUT}	0	3	

OCXO POWER 3V3




V _{EN, HI}	Enable input high level	1.1	5.5	V
V _{EN, LO}	Enable input low level	0	0.4	V

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)


	MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	V _{OUT} + V _{DO} (V _{IN})	V _{OUT} + 0.3	5.5 V
V _{EN}	Enable supply voltage		V _{IN}	5.5 V
V _{BIAS} (1)	BIAS supply voltage	V _{OUT} + V _{DO} (V _{BIAS}) (2)	V _{OUT} + 1.6 (2)	5.5 V
V _{OUT}	Output voltage	0.8	3.3	V

CPLD POWER 3V3



V _{REF}	Internal reference (Adj.)	T _J = +25°C	0.796	0.8	0.804	V
V _{OUT}	Output voltage range	V _{IN} = 5V, I _{OUT} = 1.5A	V _{REF}		3.6	V
	Accuracy (1)	2.97V ≤ V _{BIAS} ≤ 5.5V, 50mA ≤ I _{OUT} ≤ 1.5A	-2	±0.5	2	%

BOARD 3V3




LOGIC THRESHOLD						
V _{ENH}	EN threshold high level	Rising enable threshold	1.15	1.19	1.25	V
V _{ENL}	EN threshold low level	Falling disable threshold	0.90	1.00	1.10	V
V _{ENHYS}	EN hysteresis	Hysteresis		190		mV
R _{EN}	EN pulldown resistor			2		MΩ

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)


		MIN	NOM	MAX	UNIT
Pin voltage	V _{IN}	3		17	V
	FB, EN, PG	-0.1		5.5	
	GND	-0.1		0.1	
	SW	-1		17	
	SW (transient < 20 ns)	-5		18	
Output current	I _{OUT}	0		3	A

DPLL POWER 3V3



V _{EN, HI}	Enable input high level	1.1		5.5	V
V _{EN, LO}	Enable input low level	0		0.4	V

DPLL POWER 1V8




V _{REF}	Internal reference (Adj.)	T _J = +25°C	0.796	0.8	0.804	V
V _{OUT}	Output voltage range	V _{IN} = 5V, I _{OUT} = 1.5A	V _{REF}		3.6	V
	Accuracy ⁽¹⁾	2.97V ≤ V _{BIAS} ≤ 5.5V, 50mA ≤ I _{OUT} ≤ 1.5A	-2	±0.5	2	%

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	V _{OUT} + V _{DC} (V _{IN})	V _{OUT} + 0.3	5.5	V
V _{EN}	Enable supply voltage		V _{IN}	5.5	V
V _{BIAS} ⁽¹⁾	BIAS supply voltage	V _{OUT} + V _{DC} (V _{BIAS})	V _{OUT} + 1.6 ⁽²⁾	5.5	V
V _{OUT}	Output voltage	0.8		3.3	V

BOARD 1V2 POWER (CFP2_Buffer_Power level shift)



$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$

For this device, $V_{FB} = 0.55 \text{ V}$.

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage, V_{IN}	-0.3	6.5	V
Enable voltage, V_{EN}	-0.3	6.5	V
Power-good, V_{PG}	-0.3	6.0	V

6.5 Electrical Characteristics


at operating temperature range ($T_J = -40^\circ\text{C}$ to 125°C), $V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1 \text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1 \mu\text{F}$, unless otherwise noted. All typical values at $T_J = 25^\circ\text{C}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{FB}	Feedback voltage	$T_J = 25^\circ\text{C}$		0.55	V
Output accuracy ⁽¹⁾		$T_J = 25^\circ\text{C}$		-0.7%	0.7%
		$-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$		-1%	1%
		$-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$		-1.5%	1.5%

$V_{EN(HI)}$	EN pin high voltage	1.0	V
$V_{EN(LO)}$	EN pin low voltage	0.3	V

<Core Design>

CFP2 3V3 POWER



Isat (typ.): 50A
 Irms (typ.): 36A
 DCR (max.): 1.1 mohm
 Size (max.): 10.3 x 11.5 x 5 mm

Tripple: 6.363A
 Ipeak: (6.363/2+20)/0.8 = 28.977A

VOUT (min): 3.2381V
 VOUT (typ): 3.31V
 VOUT (max): 3.3836V
 IOU: 20A {(32W/3.3V)*2pcs CFP2 module}


$$R_{ILIM} = \frac{134000}{I_{LIM_VALLEY}}$$

ILIM_VALLEY (A): 25A
 RILIM (KOHM): 5.36K

Table 6-3. MSEL Pin Selection

MSEL PIN RESISTANCE TO AGND (kΩ)	OPERATION MODE UNDER LIGHT LOAD	SWITCHING FREQUENCY (f _{sw}) (kHz) ⁽¹⁾	RAMP
0 (SHORT)	FCCM	800	RAMP4
4.99	FCCM	800	RAMP3
7.50	FCCM	800	RAMP2
10.5	FCCM	800	RAMP1

QSFP 3V3 POWER



Isat (typ.): 50A
 Irms (typ.): 36A
 DCR (max.): 1.1 mohm
 Size (max.): 10.3 x 11.5 x 5 mm

Tripple: 6.363A
 Ipeak: (6.363/2+17)/0.8 = 25.227A

VOUT (min): 3.2381V
 VOUT (typ): 3.31V
 VOUT (max): 3.3836V
 IOU: 17A {(7W/3.3V)*8pcs QSFP module}

$$R_{ILIM} = \frac{134000}{I_{LIM_VALLEY}}$$

ILIM_VALLEY (A): 25A
 RILIM (KOHM): 5.36K

Table 6-3. MSEL Pin Selection

MSEL PIN RESISTANCE TO AGND (kΩ)	OPERATION MODE UNDER LIGHT LOAD	SWITCHING FREQUENCY (f _{sw}) (kHz) ⁽¹⁾	RAMP
0 (SHORT)	FCCM	800	RAMP4
4.99	FCCM	800	RAMP3
7.50	FCCM	800	RAMP2
10.5	FCCM	800	RAMP1