



NOTE
THESE SIGNALS ARE 5V CMOS LOGIC INPUTS
AND MUST BE DRIVEN BY 5V SIGNALS



**LAYOUT NOTE:
PLACE THESE CAPACITORS
AT END OF SIGNAL TRACK**




RESET# LOW CLEARS ALL REGISTERS
INPUT LATCHED IN ON SCLK FALLING
OUTPUTS LOADED ON CE RISING
OUTPUT STATUS LATCHED ON CE FALLING
SO TRANSITIONS AFTER SCLK RISING
SO 3-STATE WHEN CE HIGH
"1" DATA TURNS OFF OUTPUT
SCLK SHOULD BE LOW WHEN CE HIGH


Type something...

**LAYOUT NOTE:
PLACE THESE CAPACITORS
AT END OF SIGNAL TRACK**


LAYOUT:
DOUT[0..31] ARE
50V 1Amp TRACKS




Extra Outputs




6 Button Interface



4 Button Interface




Mech Arm Interface




LAYOUT NOTE:
Place close to connector pins

PWM-2




LAYOUT NOTE:
All capacitors to be placed as close as possible to connector pins

LAYOUT NOTE:
TVS - All nets swappable within device and between devices. Place close to connector pins



General I/O Interface



PWM-1

