





Test condition



EVM waveform



When changing the capacitance of the SS capacitor, A difference occurs in the delay time until the output voltage starts.

1. Please tell me the reason why the delay time is different.
2. Please tell me the relational expression between the SS capacitor and the delay time.