



## +1.2V\_FPGA @ 3A Max

$$(V_{OUT} = 0.8 \times (1 + R1/R2))$$



## +1V\_FPGA @ 10A Max

$$(V_{OUT} = 0.6 \times (1 + R1/R2))$$



© VERiK Proprietary & Confidential

<b>VERiK</b> SYSTEMS				
Title: +1V_FPGA, +1.2V_FPGA				
Size B	Document Number V-xxxx-xxxx	Engineer: VERiK	Drawn By: VERiK	Rev 0.6
Date: Monday, June 29, 2015	Sheet 29 of 118			