

TPS7A80A 1-A, Low-Noise, High-Bandwidth PSRR, Low-Dropout Linear Regulator

1 Features

- Low-Dropout 1-A Regulator With Enable
- Adjustable Output Voltages: 0.8 V to 6 V
- Wide-Bandwidth High PSRR:
 - 75 dB at 1 kHz
 - 60 dB at 100 kHz
 - 50 dB at 1 MHz
- Low Noise: (14 × V_{OUT}) μV_{RMS} Typical (100 Hz to 100 kHz)
- Stable with a 4.7-µF Ceramic Capacitor
- Excellent Load/Line Transient Response
- 3% Overall Accuracy (Over Load/Line/Temp)
- Overcurrent and Overtemperature Protection
- Very Low Dropout: 170 mV Typical at 1 A
- 3-mm × 3-mm 8-Pin VSON DRB Package

2 Applications

- Telecom Infrastructure
- Audio
- High-Speed I/F (PLL/VCO)

3 Description

The TPS7A80A is a low-dropout linear regulator (LDO) offering very high power-supply ripple rejection (PSRR) at the output. This LDO uses an advanced BiCMOS process and a PMOSFET pass device to achieve very low noise, excellent transient response, and excellent PSRR performance.

The TPS7A80A is stable with a $4.7 \cdot \mu F$ ceramic output capacitor and uses a precision voltage reference and feedback loop to achieve a worst-case accuracy of 3% over all load, line, process, and temperature variations.


This device is fully specified over the temperature range of $T_J = -40^{\circ}$ C to +125°C and is offered in a 3 mm × 3 mm, 8-pin VSON package with a thermal pad.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS7A80A	VSON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Diagram



Copyright © 2017, Texas Instruments Incorporated



Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	-	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Typical Characteristics 6
7	Deta	ailed Description 11
	7.1	Overview 11
	7.2	Functional Block Diagram 11

	7.3	Feature Description	11
	7.4	Device Functional Modes	12
8	Appl	lication and Implementation	13
	8.1	Application Information	13
	8.2	Typical Application	13
9	Pow	er Supply Recommendations	15
10	Layo	out	16
	10.1	Layout Guidelines	16
		Layout Example	
11	Devi	ice and Documentation Support	20
	11.1	Trademarks	20
	11.2	Electrostatic Discharge Caution	20
	11.3	Glossary	20
12	Мес	hanical, Packaging, and Orderable	
		mation	20
	12.1	Package Option Addendum	21


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
September 2017	*	Initial release



5 Pin Configuration and Functions



Pin Functions

Р	PIN	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	5	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to <i>Shutdown</i> in the <i>Application and Implementation</i> section for more details. EN must not be left floating and can be connected to IN if not used.
FB	3	I	This pin is the input to the control loop error amplifier and is used to set the output voltage of the device.
GND	4, pad	—	Ground.
IN	7, 8	I	Unregulated input supply.
OUT	1, 2	0	Regulator output — a 4.7 μ F or larger capacitor of any type is required for stability.
NR	6	—	Connect an external capacitor between this pin and ground to reduce output noise to very low levels. Also, the capacitor slows down the V_{OUT} ramp (RC softstart).

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	IN	-0.3	7	V
Voltage	FB, NR	-0.3	3.6	V
	EN	-0.3	$V_{IN} + 0.3^{(2)}$	V
	OUT	-0.3	7	V
Current	OUT		Ily Limited	А
Tama anatuna	Operating virtual junction, T _J	-55	150	°C
Temperature	Storage, T _{stg}	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) V_{EN} absolute maximum rating is V_{IN} + 0.3 V or 7 V, whichever is smaller.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{\text{pins}}^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VI	Input voltage	2.2	6.5	V
I _O	Output current	0	1	А
T _A	Operating free air temperature	-40	125	°C

6.4 Thermal Information

		TPS7A80xx	
	THERMAL METRIC ^{(1) (2)}	DRB (VSON) ⁽³⁾	UNIT
		8 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	47.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	53.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.4	°C/W
ΨJT	Junction-to-top characterization parameter	1	°C/W
Ψјв	Junction-to-board characterization parameter	23.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

(3) Thermal data for the DRB package are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations: a) The exposed pad is connected to the PCB ground layer through a 2 × 2 thermal via array; b) The top and bottom copper layers are assumed to have a 5% thermal conductivity of copper representing a 20% copper coverage; and c) This data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3 inches × 3 inches copper area. To understand the effects of the copper area on thermal performance, refer to the *Power Dissipation* and *Estimating Junction Temperature* sections.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIC	ONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage range			2.2		6.5	V	
V _{NR}	Internal reference			0.79	0.8	0.81	V	
V _{OUT}	Output voltage range			0.8		6	V	
		$V_{OUT} + 0.5 V \le V_{IN} \le 6 V, V_{IN} \ge 2$ 100 mA $\le I_{OUT} \le 500$ mA, 0°C ≤ 7		-2%		2%		
	Output accuracy	V_{OUT} + 0.5 V ≤ V_{IN} ≤ 6.5 V, V_{IN} ≥ 100 mA ≤ I_{OUT} ≤ 1 A	-3%	±0.3%	3%			
		V_{OUT} + 0.5 V ≤ V_{IN} ≤ 6.5 V, V_{IN} ≥ 1 mA ≤ I_{OUT} ≤ 100 mA	2.2 V,	-3.5%		3.5%		
ΔV _{OUT} / ΔV _{IN}	Line regulation	$\label{eq:VOUT(NOM)} \begin{array}{l} V_{\text{OUT}(\text{NOM})} + 0.5 \ \text{V} \leq \text{V}_{\text{IN}} \leq 6.5 \ \text{V}, \\ I_{\text{OUT}} = 100 \ \text{mA} \end{array}$	V _{IN} ≥ 2.2 V,		150		μV/V	
ΔV _{OUT} / ΔI _{OUT}	Load regulation	100 mA ≤ I _{OUT} ≤ 1 A			2		μV/mA	
		V_{OUT} + 0.5 V ≤ V_{IN} ≤ 6.5 V, V_{IN} ≥ mA, V_{FB} = GND	2.2 V, I _{OUT} = 500			250	mV	
V _{DO}	Dropout voltage	V_{OUT} + 0.5 V $\leq I_N \leq 6.5 V_{IN} \geq 2.5$ $V_{FB} = GND$			350	mV		
		V_{OUT} + 0.5 V $\leq I_N \leq 6.5 V_{IN} \geq 2.5$ GND	$V_{OUT} = 1 \text{ A}, V_{FB} =$			500	mV	
I _{CL}	Output current limit	$V_{OUT} = 0.85 \times V_{OUT(NOM)}, V_{IN} \ge 3$	1100	1400	2000	mA		
I _{GND}	Ground pin current				60	100	μA	
GND		I _{OUT} = 1 A			350	μA		
I _{SHDN}	Shutdown current (I _{GND})	$V_{EN} \le 0.4 \text{ V}, V_{IN} \ge 2.2 \text{ V}, R_L = 1$ 85°C		0.20	2	μΑ		
I _{FB}	Feedback pin current	$V_{IN} = 65 \text{ V}, V_{FB} = 0.8 \text{ V}$		0.02	1	μA		
чнв			f = 100 Hz		48			
		V 40VV 00V	f = 1 kHz		63		dB	
PSRR	Power-supply rejection ratio	V _{IN} = 4.3 V, V _{OUT} = 3.3 V, I _{OUT} = 750 mA	f = 10 kHz		63			
			f = 100 kHz		57			
			f = 1 MHz		38			
		BW = 100 Hz to 100 kHz,	$C_{NR} = 0.001 \ \mu F$	14	4.6 × V _{OUT}			
V _N	Output noise voltage	$V_{IN} = 4.3 \text{ V}, V_{OUT} = 3.3 \text{ V},$	$C_{NR} = 0.01 \ \mu F$	14	4.3 × V _{OUT}		μV _{RMS}	
		I _{OUT} = 100 mA	$C_{NR} = 0.1 \ \mu F$	13	3.9 × V _{OUT}			
.,	F 11 11 1 (11 N	$2.2 \text{ V} \leq \text{V}_{\text{IN}} \leq 3.6 \text{ V}, \text{ R}_{\text{L}} = 1 \text{ k}\Omega$	1	1.2			V	
V _{EN(HI)}	Enable high (enabled)	$3.6 \text{ V} < \text{V}_{\text{IN}} \le 6.5 \text{ V}, \text{ R}_{\text{L}} = 1 \text{ k}\Omega$		1.35			V	
V _{EN(LO)}	Enable low (shutdown)	$R_L = 1 k\Omega$		0		0.4	V	
I _{EN(HI)}	Enable pin current, enabled	V _{IN} = V _{EN} = 6.5 V			0.02	1	μA	
		$V_{OUT(NOM)} = 3.3 \text{ V},$	C _{NR} = 1 nF		0.1		ms	
t _{STR}	Start-up time	$V_{OUT} = 0\%$ to 90% $V_{OUT(NOM)}$, R _L = 3.3 k Ω , C _{OUT} = 4.7 μ F	C _{NR} = 10 nF		1.6		ms	
1.1.4.0	Undervoltage lockout	V_{IN} rising, $R_L = 1 \ k\Omega$		1.86	2	2.10	V	
UVLO	Hysteresis	V_{IN} falling, $R_L = 1 \ k\Omega$			75		mV	
-	Thermal shutdown	Shutdown, temperature increasir	ng		160		°C	
T _{SD}	temperature	Reset, temperature decreasing		140		°C		
TJ	Operating junction temperature			-40		125	°C	




TPS7A80A

SBVS329-SEPTEMBER 2017

www.ti.com


6.6 Typical Characteristics

At $V_{OUT(TYP)} = 3.3 \text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 100 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \text{ }\mu\text{F}$, $C_{OUT} = 4.7 \text{ }\mu\text{F}$, and $C_{NR} = 0.01 \text{ }\mu\text{F}$, all temperature values refer to T_J , unless otherwise noted.





Typical Characteristics (continued)



Copyright © 2017, Texas Instruments Incorporated

TPS7A80A SBVS329-SEPTEMBER 2017


www.ti.com

NSTRUMENTS

EXAS

Typical Characteristics (continued)


At $V_{OUT(TYP)} = 3.3 \text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 100 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \mu\text{F}$, $C_{OUT} = 4.7 \mu\text{F}$, and $C_{NR} = 0.01 \mu\text{F}$, all temperature values refer to T_J , unless otherwise noted.





Typical Characteristics (continued)

At $V_{OUT(TYP)} = 3.3 \text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 100 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \mu\text{F}$, $C_{OUT} = 4.7 \mu\text{F}$, and $C_{NR} = 0.01 \mu\text{F}$, all temperature values refer to T_J , unless otherwise noted.



TPS7A80A SBVS329-SEPTEMBER 2017


www.ti.com

NSTRUMENTS

ÈXAS

Typical Characteristics (continued)

At $V_{OUT(TYP)} = 3.3 \text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 100 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \mu\text{F}$, $C_{OUT} = 4.7 \mu\text{F}$, and $C_{NR} = 0.01 \mu\text{F}$, all temperature values refer to T_J , unless otherwise noted.



7 Detailed Description

7.1 Overview

The TPS7A80A device belongs to a family of new-generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) even with very low headroom ($V_{IN} - V_{OUT}$). A noise-reduction capacitor ($C_{(NR)}$) at the NR pin and a feed-forward capacitor (C_{FF}) decrease noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast charges the noise-reduction capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from -40°C to +125°C.

7.2 Functional Block Diagram




Figure 31. Adjustable Voltage Version

7.3 Feature Description

7.3.1 Internal Current Limit

The TPS7A80A internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS7A80A has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting is required.

7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

Copyright © 2017, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Feature Description (continued)

7.3.3 Start-up

Through a lower resistance, the bandgap reference can quickly charge the noise reduction capacitor (C_{NR}). The TPS7A80A has a *quick-start* circuit to quickly charge C_{NR} , if present; see the *Functional Block Diagram*. At startup, this quick-start switch is closed, with only 33 k Ω of resistance between the bandgap reference and the NR pin. The quick-start switch opens approximately 2 ms after any device enabling event, and the resistance between the bandgap reference and the NR pin becomes higher in value (approximately 250 k Ω) to form a very good low-pass (RC) filter. This low-pass filter achieves very good noise reduction for the reference voltage.

Inrush current can be a problem in many applications. The 33-k Ω resistance during the start-up period is intentionally put there to slow down the reference voltage ramp up, thus reducing the inrush current. For example, the capacitance of connecting the recommended C_{NR} value of 0.01 μ F along with the 33-k Ω resistance causes approximately 1-ms RC delay. Start-up time with the other C_{NR} values can be calculated as:

$$t_{STR}$$
 (s) = 76,000 x C_{NR} (F)

(1)

Equation 1 is valid up to $t_{STR} = 2$ ms or $C_{NR} = 26$ nF, whichever is smaller.

Although the noise reduction effect is nearly saturated at 0.01 μ F, connecting a C_{NR} value greater than 0.01 μ F can help reduce noise slightly more; however, start-up time will be extremely long because the quick-start switch opens after approximately 2ms. That is, if C_{NR} is not fully charged during this 2-ms period, C_{NR} finishes charging through a higher resistance of 250 k Ω , and takes much longer to fully charge.

Use a low leakage C_{NR} ; most ceramic capacitors are suitable.

7.3.4 Undervoltage Lockout (UVLO)

The TPS7A80A uses an undervoltage lockout circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that it typically ignores undershoot transients on the input if they are less than $50-\mu$ s duration.

7.4 Device Functional Modes

Driving the EN pin over 1.2 V for V_I from 2.2 V to 3.6 V or 1.35 V for V_I from 3.6 V to 6.5 V turns on the regulator. Driving the EN pin below 0.4 V causes the regulator to enter shutdown mode.

In shutdown, the current consumption of the device is reduced to 0.02 µA typically.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A80A belongs to a family of new generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop-gain, resulting in extremely high PSRR (over a 1-MHz range) at very low headroom ($V_{IN} - V_{OUT}$). A noise reduction capacitor (C_{NR}) at the NR pin bypasses noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast-charges this capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from -40° C to $+125^{\circ}$ C.

Figure 32 gives the connections for the adjustable output version (TPS7A80A).

8.2 Typical Application




Figure 32. Typical Application Circuit (Adjustable Voltage Version)

8.2.1 Design Requirements

8.2.1.1 Dropout Voltage

The TPS7A80A uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device in dropout behaves the same way as a resistor.

As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in Figure 3 and Figure 4 in the *Typical Characteristics* section.

8.2.1.2 Minimum Load

The TPS7A80A is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS7A80A employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

Copyright © 2017, Texas Instruments Incorporated

Typical Application (continued)

8.2.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1-\mu$ F to $1-\mu$ F low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a $0.1-\mu$ F input capacitor may be necessary to ensure stability.

The TPS7A80A is designed to be stable with standard ceramic capacitors of capacitance values 4.7 μ F or larger. This device is evaluated using a 4.7- μ F ceramic capacitor of 10-V rating, 10% tolerance, X5R type, and 0805 size (2 mm × 1.25 mm).

X5R- and X7R-type capacitors are highly recommended because they have minimal variation in value and ESR over temperature. Maximum ESR should be < 1 Ω .

The TPS7A80A implements an innovative internal compensation circuit that does not require a feedback capacitor across R_2 for stability. A feedback capacitor should not be used for this device.

8.2.1.4 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

8.2.2 Detailed Design Procedure

The voltage on the FB pin sets the output voltage and is determined by the values of R_1 and R_2 . The values of R_1 and R_2 can be calculated for any voltage using the formula given in Equation 2:

$$V_{OUT} = \frac{(R_1 + R_2)}{R_2} \times 0.800$$
(2)

Sample resistor values for common output voltages are shown in Table 1. In Table 1, E96 series resistors are used, and all values meet 1% of the target V_{OUT} , assuming resistors with zero error. For the actual design, pay attention to any resistor error factors. Using lower values for R_1 and R_2 reduces the noise injected from the FB pin.

V _{OUT}	R ₁	R ₂
0.8 V	0Ω (short)	Do not populate
1 V	2.49 kΩ	10 kΩ
1.2 V	4.99 kΩ	10 kΩ
1.5 V	8.87 kΩ	10 kΩ
1.8 V	12.5 kΩ	10 kΩ
2.5 V	21 kΩ	10 kΩ
3.3 V	30.9 kΩ	10 kΩ
5 V	52.3 kΩ	10 kΩ

Table 1. Sample 1% Resistor Values for Common Output Voltages

8.2.2.1 Output Noise

In most LDOs, the bandgap is the dominant noise source. If a noise reduction capacitor (C_{NR}) is used with the TPS7A80A, the bandgap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01- μ F (minimum) noise-reduction capacitor.

Equation 3 approximates the total noise when $C_{NR} = 0.01 \ \mu\text{F}$:

$$V_{\rm N} = 14.6 \times V_{\rm OUT} + (\mu V_{\rm RMS})$$

(3)



Typical Application (continued)

8.2.3 Application Curve




Figure 33. Power-Up / Power-Down Response

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.2 V to 6.5 V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.



10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, connect the ground connection for the bypass capacitor directly to the GND pin of the device.

10.1.2 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A80A has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A80A into thermal shutdown degrades device reliability.

10.1.3 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
⁽⁴⁾

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.


On the VSON (DRB) package, the primary conduction path for heat is through the exposed pad to the printedcircuit-board (PCB). The pad can be connected to ground or be left floating; however, attach to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 5:

$$\mathsf{R}_{\theta \mathsf{J}\mathsf{A}} = \frac{(+125^{\circ}\mathsf{C} - \mathsf{T}_{\mathsf{A}})}{\mathsf{P}_{\mathsf{D}}} \tag{5}$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heat sinking can be estimated using Figure 34.



Layout Guidelines (continued)



Note: $R_{\theta JA}$ value at board size of $9in^2$ (that is, 3 inches × 3 inches) is a JEDEC standard.

Figure 34. $R_{\theta JA}$ vs Board Size

Figure 34 shows the variation of $R_{\theta JA}$ as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

NOTE

When the device is mounted on an application PCB, TI strongly recommendeds using Ψ_{JT} and Ψ_{JB} , as explained in *Estimating Junction Temperature*.

10.1.4 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 6). For backwards compatibility, an older $R_{\theta JC}$, *Top* parameter is listed as well.

 $\Psi_{JT}: T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$

 Ψ_{JB} : $T_J = T_B + \Psi_{JB} \bullet P_D$

where

- P_D is the power dissipation shown by Equation 5
- T_T is the temperature at the center-top of the device package
- T_B is the PCB temperature measured 1mm away from the device package on the PCB surface (as Figure 36 shows)

NOTE

Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see *Using New Thermal Metrics*, available for download at www.ti.com.

By looking at Figure 35, the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency onboard size. That is, using Ψ_{JT} or Ψ_{JB} with Equation 6 is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.



Layout Guidelines (continued)




Figure 35. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $R_{\theta JC(top)}$ to determine thermal characteristics, refer to application report *Using New Thermal Metrics*, available for download at www.ti.com. For further information, refer to application report *Semiconductor and IC Package Thermal Metrics*, also available on the TI website.




Figure 36. Measuring Points for T_T and T_B



10.2 Layout Example




Figure 37. TPS7A80A Layout Example



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12.1 Package Option Addendum

12.1.1 Packaging Information

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽³⁾	MSL Peak Temp (4)	Op Temp (°C)	Device Marking ⁽⁵⁾⁽⁶⁾
TPS7A8001ADRBR	ACTIVE	VSON	DRB	8	3000	Green (RoHS & no Sb/Br)	NiPdAu	Level-2-260C-1 YEAR	-40 to 125	7A80A

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (4) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TPS7A80A SBVS329-SEPTEMBER 2017




www.ti.com

12.1.2 Tape and Reel Information




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A8001ADRBR	VSON	DRB	8	3000	330	12.4	3.3	3.3	1.1	8	12	Q2





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A8001ADRBR	VSON	DRB	8	3000	367.0	367.0	35



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication $\ensuremath{\mathsf{IPC-7351}}$ is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.



THERMAL PAD MECHANICAL DATA

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.









NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agrees that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their systems and products, and have full and exclusive responsibility to assure the safety of their products and compliance of their products (and of all TI products used in or for such Designers' products) with all applicable regulations, laws and other applicable requirements. Designers represent that, with respect to their applications, they have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designers agree that prior to using or distributing any systems that include TI products, they will thoroughly test such systems and the functionality of such TI products as used in such systems.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated