



WEBENCH[®] Design Report

 Design : 12564 TPSM843620SITR
 TPSM843620SITR 10.8V-13.2V to 1.20V @ 3.1A

Electrical BOM


Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Cbp5	MuRata	GRM21BR71A225KA01L Series= X7R	Cap= 2.2 uF ESR= 4.22 mOhm VDC= 10.0 V IRMS= 2.08454 A	1	\$0.03	0805 7 mm ²
Cff	Kemet	C0402C101K4GACTU Series= C0G/NP0	Cap= 100.0 pF VDC= 16.0 V IRMS= 0.0 A	1	\$0.01	0402 3 mm ²
Cin1	MuRata	GRM31CR61E475KA88L Series= X5R	Cap= 4.7 uF ESR= 3.525 mOhm VDC= 25.0 V IRMS= 2.97852 A	2	\$0.10	1206_190 11 mm ²
Cin2	MuRata	GRM31CR61E475KA88L Series= X5R	Cap= 4.7 uF ESR= 3.525 mOhm VDC= 25.0 V IRMS= 2.97852 A	2	\$0.10	1206_190 11 mm ²
Cinx1	AVX	08053C104KAT2A Series= X7R	Cap= 100.0 nF ESR= 280.0 mOhm VDC= 25.0 V IRMS= 0.0 A	1	\$0.01	0805 7 mm ²
Cinx2	AVX	08053C104KAT2A Series= X7R	Cap= 100.0 nF ESR= 280.0 mOhm VDC= 25.0 V IRMS= 0.0 A	1	\$0.01	0805 7 mm ²
Cout	MuRata	GRM32EC80J107ME20L Series= X6S	Cap= 100.0 uF ESR= 1.0 mOhm VDC= 6.3 V IRMS= 6.0 A	1	\$0.17	1210_270 15 mm ²
Rfbb	Vishay-Dale	CRCW040210K0FKED Series= CRCW..e3	Res= 10.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
Rfbt	Vishay-Dale	CRCW040214K0FKED Series= CRCW..e3	Res= 14.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
RfSel	Vishay-Dale	CRCW040211K8FKED Series= CRCW..e3	Res= 11.8 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
Rmode	Vishay-Dale	CRCW04022K21FKED Series= CRCW..e3	Res= 2.21 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²

Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Rpg	Vishay-Dale	CRCW040210K0FKED Series= CRCW..e3	Res= 10.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
U1	Texas Instruments	TPSM843620SITR	Switcher	1	\$2.40	SIT0015A 20 mm ²


Cin1 Pd




L Ipp




Vout p-p




Duty Cycle














Cin1 IRMS



Efficiency







Operating Values

#	Name	Value	Category	Description
1.	Cin1 IRMS	475.085 mA	Capacitor	Input capacitor RMS ripple current
2.	Cin1 Pd	397.81 μ W	Capacitor	Input capacitor power dissipation
3.	Cin2 IRMS	475.085 mA	Capacitor	Input capacitor RMS ripple current
4.	Cin2 Pd	397.81 μ W	Capacitor	Input capacitor power dissipation
5.	Cout IRMS	715.942 mA	Capacitor	Output capacitor RMS ripple current
6.	Cout Pd	512.57 μ W	Capacitor	Output capacitor power dissipation
7.	Total Cin ESR	1.762 mOhm	Capacitor	Cin Capacitor ESR
8.	Total Cout ESR	1.0 mOhm	Capacitor	Cout Capacitor ESR
9.	Cramp	1.0 pF	IC	Selected Cramp for setting Ramp amplitude
10.	IC Ipk	4.34 A	IC	Peak switch current in IC
11.	IC Pd	584.44 mW	IC	IC power dissipation

#	Name	Value	Category	Description
12.	IC Tj	73.235 degC	IC	IC junction temperature
13.	IC Tolerance	5.0 mV	IC	IC Feedback Tolerance
14.	ICThetaJA Effective	31.2 degC/W	IC	Effective IC Junction-to-Ambient Thermal Resistance
15.	Iin Avg	326.2 mA	IC	Average input current
16.	Cin1 Pd	397.81 μW	Power	Input capacitor power dissipation
17.	Cin2 Pd	397.81 μW	Power	Input capacitor power dissipation
18.	Cout Pd	512.57 μW	Power	Output capacitor power dissipation
19.	IC Pd	584.44 mW	Power	IC power dissipation
20.	Total Pd	585.81 mW	Power	Total Power Dissipation
21.	BOM Count	15	System	Total Design BOM count
22.	Duty Cycle	9.838 %	System Information	Duty cycle
23.	Efficiency	86.395 %	System Information	Steady state efficiency
24.	FootPrint	117.0 mm ²	System Information	Total Foot Print Area of BOM components
25.	Frequency	1000.0 kHz	System Information	Switching frequency
26.	Iout	3.1 A	System Information	Iout operating point
27.	Iout transient step used for Cout calculations	775.0 mA	System Information	Custom Transient current step requirement that was used for Cout selection (A).
28.	L Ipp	2.48 A	System Information	Peak-to-peak inductor ripple current
29.	Mode	FCCM	System Information	Conduction Mode
30.	Overshoot Value	1.273 mV	System Information	Theoretical Vout Overshoot Value
31.	Peak Over current Limit HS FET(Maximum)	9.6 A	System Information	Over current protection threshold
32.	Peak Over current Limit HS FET(Minimum)	8.6 A	System Information	Over current protection threshold
33.	Peak Over current Limit HS FET(typical)	9.0 A	System Information	Over current protection threshold
34.	Pout	3.72 W	System Information	Total output power
35.	Total BOM	\$3.08	System Information	Total BOM Cost
36.	Undershoot Value	7.751 mV	System Information	Theoretical Vout Undershoot Value
37.	Vin	13.2 V	System Information	Vin operating point
38.	Vin Ripple requirement used for Cin calculations	5.0 %	System Information	Custom maximum input ripple requirement that was used for Cin selection(% of Minimum Vin).
39.	Vin p-p	23.624 mV	System Information	Peak-to-peak input voltage
40.	Vout Actual	1.2 V	System Information	Vout Actual calculated based on selected voltage divider resistors
41.	Vout Ripple requirement used for Cout calculations	1.0 %	System Information	Custom maximum output ripple requirement that was used for Cout selection(% of Vout).
42.	Vout Tolerance	2.19 %	System Information	Vout Tolerance based on IC Tolerance (no load) and voltage divider resistors if applicable
43.	Vout p-p	4.392 mV	System Information	Peak-to-peak output ripple voltage
44.	Vout transient requirement used for Cout calculations	4.0 %	System Information	Custom Transient voltage change requirement that was used for Cout selection (% of Vout).

Design Inputs

Name	Value	Description
Iout	3.1	Maximum Output Current
VinMax	13.2	Maximum input voltage
VinMin	10.8	Minimum input voltage
Vout	1.2	Output Voltage
base_pn	TPSM843620	Base Product Number
source	DC	Input Source Type
Ta	55.0	Ambient temperature

WEBENCH® Assembly

Component Testing

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of C_{in} and C_{out} , and the inductance and DC resistance of L1 before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

Soldering Component to Board


If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab down to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 10.8V and set the input supply's current limit to zero. With the input supply off connect up the input supply to V_{in} and GND. Connect a digital volt meter and a load if needed to set the minimum load of the design from V_{out} and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

Load Testing

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between V_{in} and GND, a load is connected between V_{out} and GND and a current meter is connected in series between V_{out} and the load. The load must be able to handle at least rated output power + 50% (7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.



Design Assistance

1. Master key : 9323268074580801[v1]
2. **TPSM843620** Product Folder : <http://www.ti.com/product/TPSM843620> : contains the data sheet and other resources.

Important Notice and Disclaimer

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with TI products.