



# DC 8~13V INPUT

- VSA\_V3.3A\_VR\_PWRGD  $\rightarrow$  VSA\_V3.3A\_VR\_PWRGD
- SILEGO\_V3P3A\_ENA  $\rightarrow$  SILEGO\_V3P3A\_ENA
- PM\_SLP\_SUS\_N  $\rightarrow$  PM\_SLP\_SUS\_N
- V1.8A\_VR\_PWRGD  $\rightarrow$  V1.8A\_VR\_PWRGD
- V1.8A\_VR\_EN  $\rightarrow$  V1.8A\_VR\_EN
- +V12\_A  $\rightarrow$  +V12\_A
- +V5A  $\rightarrow$  +V5A
- +V3.3A\_DSW  $\rightarrow$  +V3.3A\_DSW
- +V3.3A  $\rightarrow$  +V3.3A
- +V1.8A  $\rightarrow$  +V1.8A



Title			
Size	Document Number	<Doc>	Rev
C			<Rev>
Date:	Monday, July 20, 2020	Sheet	1 of 1