


WEBENCH® Design Report

VinMin = 5.0V VinMax = 5.0V Vout = -15.0V Iout = 0.2A Device = TPS65131TRGERQ1 Topology = Inverting_Buck_Boost Created = 2024-11-19 00:59:40.513 BOM Cost = NA BOM Count = 14 Total Pd = 0.18W

Design: 177 TPS65131TRGERQ1 TPS65131TRGERQ1 5V-5V to -15.00V @ 0.2A





Electrical BOM


Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Cff	CUSTOM	CUSTOM Series= ?	Cap= 4.5455 pF VDC= 0.0 V IRMS= 0.0 A	1	NA	CUSTOM 0 mm ²
Cin	TDK	C1608X7S1A475K080AC Series= X7S	Cap= 4.7 uF ESR= 3.728 mOhm VDC= 10.0 V IRMS= 2.69359 A	1	\$0.05	0603 5 mm ²
Cinx	MuRata	GRM188R71E104KA01D Series= X7R	Cap= 100.0 nF ESR= 30.0 mOhm VDC= 25.0 V IRMS= 1.51 A	1	\$0.01	0603 5 mm ²
Cn	TDK	C1608C0G1H472J080AA Series= C0G/NP0	Cap= 4.7 nF VDC= 50.0 V IRMS= 0.0 A	1	\$0.04	0603 5 mm ²
Cout	MuRata	GRM32ER61C476KE15L Series= X5R	Cap= 47.0 uF ESR= 3.037 mOhm VDC= 16.0 V IRMS= 4.59346 A	2	\$0.17	1210_280 15 mm ²
Cvref	MuRata	GRM155R61A224KE19D Series= X5R	Cap= 220.0 nF ESR= 1.0 mOhm VDC= 10.0 V IRMS= 0.0 A	1	\$0.01	0402 3 mm ²
D1	Fairchild Semiconductor	SS14FL	VF@Io= 550.0 mV VRRM= 40.0 V	1	\$0.03	SOD-123F 12 mm ²
L1	Bourns	SRN6045-4R7Y	L= 4.7 μH 37.6 mOhm	1	\$0.25	SRN6045 64 mm ²
Rfbb	Vishay-Dale	CRCW0402133KFKED Series= CRCWe3	Res= 133.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
Rfbt	Vishay-Dale	CRCW04021M65FKED Series= CRCWe3	Res= 1.65 MOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²


Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Rff	Vishay-Dale	CRCW040251K1FKED Series= CRCWe3	Res= 51.1 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
Rvin	Vishay-Dale	CRCW0402100RFKED Series= CRCWe3	Res= 100.0 Ohm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
U1	Texas Instruments	TPS65131TRGERQ1	Switcher	1	\$1.24	•

RGE0024B 25 mm²









Operating Values

	-			
#	Name	Value	Category	Description
1.	Cin IRMS	353.464 mA	Capacitor	Input capacitor RMS ripple current
2.	Cin Pd	465.76 μW	Capacitor	Input capacitor power dissipation
3.	Cout IRMS	345.074 mA	Capacitor	Output capacitor RMS ripple current
4.	Cout Pd	180.82 μW	Capacitor	Output capacitor power dissipation
5.	D1 Tj	60.067 degC	Diode	D1 junction temperature
6.	Diode Pd	71.906 mW	Diode	Diode power dissipation
7.	IC lpk	0.0 A	IC	Peak switch current in IC
8.	IC Pd	89.004 mW	IC	IC power dissipation
9.	IC Pd	89.004 mW	IC	IC power dissipation
10.	IC Tj	56.282 degC	IC	IC junction temperature
11.	IC Tolerance	24.0 mV	IC	IC Feedback Tolerance

#	Name	Value	Category	Description
12.	ICThetaJA	34.1 degC/W	IC	IC junction-to-ambient thermal resistance
	lin Avg	636.98 mA	iC	Average input current
	L lpp	379.939 mA	Inductor	Peak-to-peak inductor ripple current
	L Pd	23.326 mW	Inductor	Inductor power dissipation
_	L1 lavg	579.959 mA	Inductor	Inductor average current
	L1 lpk	379.939 mA	Inductor	Inductor peak current
18.	L1 Irms	787.633 mA	Inductor	Inductor ripple current
19.	L Pd	23.326 mW	Inductor	Power Dissipation in the Inductor
20.	M Irms	679.182 mA	Mosfet	MOSFET RMS ripple current
21.	M Vds Act	48.798 mV	Mosfet	Voltage drop across the MosFET
22.	Cin Pd	465.76 μW	Power	Input capacitor power dissipation
23.	Cout Pd	180.82 μW	Power	Output capacitor power dissipation
24.	Diode Pd	71.906 mW	Power	Diode power dissipation
25.	IC Pd	89.004 mW	Power	IC power dissipation
26.	IC Pd	89.004 mW	Power	IC power dissipation
27.	L Pd	23.326 mW	Power	Inductor power dissipation
28.	L Pd	23.326 mW	Power	Power Dissipation in the Inductor
29.	Total Pd	184.883 mW	Power	Total Power Dissipation
30.	BOM Count	14	System	Total Design BOM count
			Information	
31.	Duty Cycle	74.358 %	System	Duty cycle
			Information	
32.	Efficiency	94.195 %	System	Steady state efficiency
			Information	
33.	FootPrint	164.0 mm ²	System	Total Foot Print Area of BOM components
	_		Information	
34.	Frequency	1.26 MHz	System	Switching frequency
			Information	
35.	lout	200.0 mA	System	lout operating point
		0014	Information	
36.	Mode	CCM	System	Conduction Mode
27	Mada	COM	Information	Conduction Made
37.	Mode	CCM	System	Conduction Mode
20	Davit	2.0.11/	Information	Total autaut a auras
38.	Pout	3.0 W	System Information	Total output power
39.	Total BOM	NA		Total BOM Cost
39.	TOTAL BOW	INA	System Information	Total BOW Cost
40.	Vin	5.0 V	System	Vin operating point
40.	VIII	3.0 V	Information	viii operating point
41.	Vout	-15.0 V	System	Operational Output Voltage
41.	vout	-13.0 V	Information	Operational Output Voltage
42.	Vout Actual	16.261 V	System	Vout Actual calculated based on selected voltage divider resistors
42.	Vout Actual	10.201 V	Information	Vout Actual calculated based off selected voltage divider resistors
43.	Vout Tolerance	3.885 %	System	Vout Tolerance based on IC Tolerance (no load) and voltage divider
43.	vout rolerance	J.00J /0	Information	resistors if applicable
44.	Vout p-p	1.94 mV	System	Peak-to-peak output ripple voltage
77.	1001 p p	1.07 III V	Information	Tour to pour output hippio voltago
			omiation	

Design Inputs

Name	Value	Description	
lout	200.0 m	Maximum Output Current	
VinMax	5.0	Maximum input voltage	
VinMin	5.0	Minimum input voltage	
Vout	-15.0	Output Voltage	
base_pn	TPS65131-Q1/2	Base Product Number	
source	DC	Input Source Type	
Та	50.0	Ambient temperature	

WEBENCH® Assembly

Component Testing

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of Cin and Cout, and the inductance and DC resistance of L1 before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

Soldering Component to Board


If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab town to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 5.0V and set the input supply's current limit to zero. With the input supply off connect up the input supply to Vin and GND. Connect a digital volt meter and a load if needed to set the minimum lout of the design from Vout and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

Load Testing

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between Vin and GND, a load is connected between Vout and GND and a current meter is connected in series between Vout and the load. The load must be able to handle at least rated output power + 50% (7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.



Design Assistance

- 1. Master key: B813C5D1755B3B11[v1]
- 2. TPS65131-Q1/2 Product Folder: http://www.ti.com/product/tps65131%2DQ1: contains the data sheet and other resources.

Important Notice and Disclaimer

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with TI products.