


VinMin = 3.3V  
 VinMax = 3.3V  
 Vout = 18.0V  
 Iout = 0.08A

Device = TPS61288RQQR  
 Topology = Boost  
 Created = 2022-12-20 23:59:50.152  
 BOM Cost = NA  
 BOM Count = 13  
 Total Pd = 0.03W

# WEBENCH® Design Report

Design : 226 TPS61288RQQR  
 TPS61288RQQR 3.3V-3.3V to 18.00V @ 0.25A




## Electrical BOM


Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Cbst	MuRata	GRM155R71A104KA01D Series= X7R	Cap= 100.0 nF ESR= 1.0 mOhm VDC= 10.0 V IRMS= 0.0 A	1	\$0.01	0402 3 mm <sup>2</sup>
Ccomp	MuRata	GRM033R60J473KE19D Series= X5R	Cap= 47.0 nF ESR= 1.0 mOhm VDC= 6.3 V IRMS= 0.0 A	1	\$0.01	0201 2 mm <sup>2</sup>
Ccomp2	Samsung Electro-Mechanics	CL21C101JBANNNC Series= C0G/NP0	Cap= 100.0 pF VDC= 50.0 V IRMS= 0.0 A	1	\$0.01	0805 7 mm <sup>2</sup>
Cin	MuRata	GRM21BD70J226ME44L Series= X7T	Cap= 22.0 uF ESR= 1.0 mOhm VDC= 6.3 V IRMS= 6.0 A	1	\$0.10	0805 7 mm <sup>2</sup>
Cinx	MuRata	GRM188R60J226MEA0D Series= X5R	Cap= 22.0 uF ESR= 1.0 mOhm VDC= 6.3 V IRMS= 6.0 A	1	\$0.04	0603 5 mm <sup>2</sup>
Cout	CUSTOM	CUSTOM Series= X7R	Cap= 10.0 uF ESR= 2.0 mOhm VDC= 25.0 V IRMS= 6.0 A	2	NA	1206_180 0 mm <sup>2</sup>
Cvcc	MuRata	GRM188R71A225KE15D Series= X7R	Cap= 2.2 uF ESR= 9.0 mOhm VDC= 10.0 V IRMS= 3.3 A	1	\$0.02	0603 5 mm <sup>2</sup>
L1	TDK	MLP2016H4R7MT0S1	L= 4.7 uH 200.0 mOhm	1	\$0.13	MLP2016H-M 9 mm <sup>2</sup>
Rcomp	Vishay-Dale	CRCW040233K2FKED Series= CRCW..e3	Res= 33.2 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>

Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Rfbb	Vishay-Dale	CRCW040248K7FKED Series= CRCW..e3	Res= 48.7 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>
Rfbt	Vishay-Dale	CRCW04021M40FKED Series= CRCW..e3	Res= 1.4 MOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>
U1	Texas Instruments	TPS61288RQQR	Switcher	1	\$2.20	RQQ0011A-MFG 9 mm <sup>2</sup>


**Cinx Pd**




**IC Tj**




**Duty Cycle**




**Cin IRMS**




**IC Ipk**




**L Pd**




**Cinx ESR**




**Cout ESR**




**Efficiency**




**Cin Pd**












**Ipp percentage**



**L1 Irms**







## Operating Values

#	Name	Value	Category	Description
1.	BOM Count	13		Total Design BOM count
2.	Total BOM	NA		Total BOM Cost
3.	Cin ESR	1.0 mOhm	Capacitor	Cin Capacitor ESR
4.	Cin IRMS	399.783 mA	Capacitor	Input capacitor RMS ripple current
5.	Cin Pd	159.83 $\mu$ W	Capacitor	Input capacitor power dissipation
6.	Cinx ESR	1.0 mOhm	Capacitor	Cin Capacitor ESR
7.	Cinx IRMS	212.095 mA	Capacitor	Bulk capacitor RMS ripple current
8.	Cinx Pd	44.984 $\mu$ W	Capacitor	Bulk capacitor power dissipation
9.	Cout ESR	1.0 mOhm	Capacitor	Cout Capacitor ESR
10.	IC Ipk	2.275 A	IC	Peak switch current in IC
11.	IC Pd	6.856 mW	IC	IC power dissipation
12.	IC Tj	30.23 degC	IC	IC junction temperature
13.	IC Tolerance	12.0 mV	IC	IC Feedback Tolerance
14.	ICThetaJA Effective	33.6 degC/W	IC	Effective IC Junction-to-Ambient Thermal Resistance
15.	Iin Avg	445.95 mA	IC	Average input current
16.	Ipp percentage	510.151 %	Inductor	Inductor ripple current percentage (with respect to average inductor current)
17.	L Ipp	2.275 A	Inductor	Peak-to-peak inductor ripple current
18.	L Pd	24.267 mW	Inductor	Inductor power dissipation
19.	L1 DCR	200.0 mOhm	Inductor	L1 DCR
20.	L1 Irms	348.329 mA	Inductor	Inductor ripple current
21.	Cin Pd	159.83 $\mu$ W	Power	Input capacitor power dissipation
22.	Cinx Pd	44.984 $\mu$ W	Power	Bulk capacitor power dissipation
23.	IC Pd	6.856 mW	Power	IC power dissipation
24.	L Pd	24.267 mW	Power	Inductor power dissipation
25.	Total Pd	31.625 mW	Power	Total Power Dissipation
26.	Duty Cycle	5.611 %	System	Duty cycle
27.	Efficiency	97.851 %	System	Steady state efficiency
28.	FootPrint	77.0 mm <sup>2</sup>	System	Total Foot Print Area of BOM components

#	Name	Value	Category	Description
29.	Iout	80.0 mA	System Information	Iout operating point
30.	Iout transient step used for Cout calculations	40.0 mA	System Information	Custom Transient current step requirement that was used for Cout selection (A).
31.	Mode	PFM	System Information	Conduction Mode
32.	Overshoot Value	1.954 $\mu$ V	System Information	Theoretical Vout Overshoot Value
33.	Pout	1.44 W	System Information	Total output power
34.	Undershoot Value	12.859 mV	System Information	Theoretical Vout Undershoot Value
35.	Vin	3.3 V	System Information	Vin operating point
36.	Vout	17.848 V	System Information	Operational Output Voltage
37.	Vout Actual	17.848 V	System Information	Vout Actual calculated based on selected voltage divider resistors
38.	Vout Ripple requirement used for Cout calculations	1.0 %	System Information	Custom maximum output ripple requirement that was used for Cout selection(% of Vout).
39.	Vout Tolerance	3.991 %	System Information	Vout Tolerance based on IC Tolerance (no load) and voltage divider resistors if applicable
40.	Vout transient requirement used for Cout calculations	3.0 %	System Information	Custom Transient voltage change requirement that was used for Cout selection (% of Vout).

## Design Inputs

Name	Value	Description
Iout	80.0 m	Maximum Output Current
VinMax	3.3	Maximum input voltage
VinMin	3.3	Minimum input voltage
Vout	18.0	Output Voltage
base_pn	TPS61288	Base Product Number
source	DC	Input Source Type
Ta	30.0	Ambient temperature

## WEBENCH® Assembly

### Component Testing

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of  $C_{in}$  and  $C_{out}$ , and the inductance and DC resistance of L1 before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

### Soldering Component to Board

If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab down to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

### Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 3.3V and set the input supply's current limit to zero. With the input supply off connect up the input supply to  $V_{in}$  and GND. Connect a digital volt meter and a load if needed to set the minimum load of the design from  $V_{out}$  and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

### Load Testing

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between  $V_{in}$  and GND, a load is connected between  $V_{out}$  and GND and a current meter is connected in series between  $V_{out}$  and the load. The load must be able to handle at least rated output power + 50% ( 7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.



### Design Assistance

1. Master key : A0589A032B95D6C5[v1]
2. **TPS61288** Product Folder : <https://www.ti.com/product/TPS61288> : contains the data sheet and other resources.

#### Important Notice and Disclaimer

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with TI products.