Optimal design for an interleaved synchronous buck converter under highslew-rate, load-current transient conditions

By Rais Miftakhutdinov

System Engineering, Power Management Products

Introduction

The core voltages and currents of next-generation, highperformance microprocessors are approaching 1 V and 130 A.¹ At the same time, tight steady-state and dynamic tolerance requirements for core voltages present a big challenge for powering this type of load. To decrease the impact of PCB board and component parasitics during high-slew-rate microprocessor transients, the dedicated power supply and decoupling capacitors have to be placed as close as possible to the microprocessor.

The interleaved synchronous buck converter is a popular solution to supply high-current microprocessors because of the lower input and output current ripple and higher operating frequency of input and output capacitors in comparison with the one-channel solution.^{2,3} Interleaving also enables spreading components and dissipated power over the PCB area, but it requires equal current sharing between the channels. Different control approaches to achieve good current sharing and fast transient response for interleaved microprocessor power

and compares an output filter selection of interleaved and one-channel converters for popular 12-V-input, 1.5-V, 50-A output applications.

Transient analysis for power systems with an n-channel interleaved buck converter


Model selection

The power delivery system considered in the analysis is shown in Figure 1. The model includes an n-channel, interleaved synchronous buck converter with controller, output inductors $L_{O}...L_{N}$, output bulk capacitor C_{O} with parasitics ESR and ESL, and supply path parasitics R_{B} and L_{B} . The equivalent resistor R_{B} characterizes resistive voltage drop through the supply paths and is the resistance of traces and connectors. The equivalent inductor L_{B} characterizes summarized inductive voltage drop through the traces and connectors. For the best transient response of an interleaved power supply, its control signals do not

Continued on next page

supplies are suggested in References 2–5. Meanwhile, to determine an optimal application area for one-channel and interleaved solutions, an analysis and output filter selection procedure needs to be developed for the interleaved regulator to handle highslew-rate, load-current transients.

The analysis and optimization procedure for the one-channel synchronous buck converter to handle high-slew-rate, loadcurrent transients is described in References 6-8. This article extends this analysis to n-channel, interleaved synchronous buck converters. The analysis assumes that all channels are phase-shifted and that they share current equally during steady-state operation. During the load-current transient, all channels turn their FETs to the proper state simultaneously, providing the fastest transient response and recovery. This article describes procedures for minimizing cost and optimizing output filter design. A design example illustrates the analysis



Analog Applications Journal

February 2001

Continued from previous page

have to have delays and limitations on the duty cycle covering the range from zero to one. The controller operates in a phase-shifted manner under steady-state conditions, sharing current equally between channels. During transients, all channels simultaneously turn the high-side FETs on at loadcurrent step-up or off at step-down, thus allowing the fastest recovery and minimum dynamic tolerance of the output voltage. When the output voltage reverts to the steadystate level, the channels revert to a phase-shifted operation with the same sequence they had before entering the transient. This "ideal" control algorithm for the best transient response is illustrated in Figures 1 and 2.

Analysis approach

The analysis is based on an approach described in References 6–8 for a one-channel, synchronous buck converter; but first it is shown that any n-channel, interleaved synchronous buck converter can be considered, for analysis purposes, as some equivalent one-channel converter.


Assume that 1 - D > nD, where n is the number of channels and

 $D = V_{OUT}/V_{IN}$ is a duty cycle. This condition is fulfilled for most microprocessor power supplies that have an output voltage below 2 V. For example, the popular 12-V-input and 1.6-V-output synchronous buck converter with four channels has D = 0.13, 1 - D = 0.87, and nD = 0.52; thus 0.87 > 0.52. This example confirms the previous assumption, meaning that for a steady-state analysis, the interleaved converter can be considered an equivalent one-channel converter operating at switching frequency nfs and having the input voltage V_{IN}/n and output inductor L_O/n. At the same time, each channel of the interleaved converter uses output inductor L_O and operates at input voltage V_{IN}, with switching frequency f_s. The waveforms in Figure 2 illustrate this statement. It can be shown that the current through the inductors and output capacitor of an n-channel, interleaved converter has the same waveforms as an equivalent one-channel converter with the following parameters:

 $\begin{array}{l} Deqv = nD, \ f_seqv = nf_s, \ t_seqv = t_s/n, \ L_Oeqv = L_O/n, \\ V_{IN}eqv = V_{IN}/n, \ and \ \Delta I_Leqv = \Delta I_L(1-nD)/(1-D), \end{array}$

where D is the duty cycle, f_s is the switching frequency, t_s is the switching period, L_O is the output inductor, V_{IN} is the input voltage, and ΔI_L is the peak-to-peak inductor-current ripple of each channel of the interleaved buck converter. Deqv, $f_s eqv$, $t_s eqv$, $L_O eqv$, $V_{IN} eqv$, and $\Delta I_L eqv$ are, respectively, the duty cycle, switching frequency, switching period, output inductor, input voltage, and peak-to-peak inductor-current ripple of a one-channel, equivalent buck converter. Because all channels turn to





the same state simultaneously in accordance with the proposed control algorithm, during the transients the interleaved converter can be considered to have one channel, with the input voltage V_{IN} as the original interleaved one and the output inductor $L_{\rm O}/n$. Considering parameters of an equivalent one-channel converter helps the reader understand what advantages to expect from the interleaved converter. The interleaving gives the same effect as the one-channel converter operating at higher frequency and at lower input voltage with the lower ripple and inductor value. All this works only if a good current sharing is provided between the channels both at steady-state and dynamic conditions.

The control signals, inductor currents through each channel and summarized inductor current, along with the capacitor and load current under the load-current stepdown transient conditions, are shown in Figure 2.


For analysis it is assumed that the output current has a linear waveform with a constant slew rate (SR) during the transient and that it changes between $I_O(max)$ and $I_O(min)$ (see Figure 2 for the current I_O). The analytical equations for the voltages and currents were derived through the main components of the equivalent one-channel model as a function of time for both the load-current step-down and step-up transients. Assuming an "ideal" control, the transient response of an interleaved converter is defined by the output filter characteristics, including the inductor-current slew rate. It is important to mention that for the step-down

transient, when all the low-side switches are turned on, the inductor current has the same slew rate as during the 1 - Deqv part of the switching cycle and equals $(V_{OUT} \ge n)/L_O$. For the step-up transient, however, when all the high-side switches are turned on, the inductor-current slew rate is $[(V_{IN} - V_{OUT}) \ge n]/L_O$, which is much higher than in steady-state operation during the Deqv part of the switching cycle, where the slew rate is only $(V_{IN} - V_{OUT} \ge n)/L_O$.

Optimal output filter selection

Typical waveforms during the load-current step-down transient are shown in Figure 3. Usually there are two peak-to-peak values, Vm1 and Vm2. The first peak-value, Vm1, depends on ESR, R_B, ESL, and L_B (Figure 1) but not on the controller, because usually the controller's transient response is much slower than the duration of the first peak. The second peak value, Vm2, depends on ESR, R_B, L_O, C_O, and controller characteristics. References 6-8 show that the transient response depends on the position of the switching cycle when the load-current transient occurs. The worst case for the step-down transition is if the transient occurs at the end of an upper FET conduction time when the inductor current and output ripple are at their maximum. In contrast, the worst case for the stepup transition is if the transient happens at the end of the switching cycle while the inductor current and output voltage ripple are at their minimum. The same conclusion applies to the interleaved converter. The only difference is





that the summarized inductor current and lower output voltage ripple need to be considered as they relate (in this analysis) to the equivalent one-channel converter. For accurate analysis, the worst condition of the transient has to be estimated.

The following equations have been derived for the number of output paralleled capacitors, N1 and N2, to meet the conditions Vm1 = Δ Vreq and Vm2 = Δ Vreq, respectively, as a function of switching frequency f_s, equivalent output inductor L_Oeqv, and number of interleaved channels n:

$$N1 = \frac{\frac{ESL1}{t_0} + ESR1 + \frac{t_0}{2 \times C_0 1} + \left(ESR1 + \frac{t_0}{2 \times C_0 1}\right) \left(1 - \frac{t_0 f_s n}{m}\right) KL}{\frac{\Delta V req}{\Delta I_0} - \frac{L_B}{t_0} - R_B}, \text{ and}$$
(1)

$$N2 = \frac{\frac{1}{2} \left[\frac{m}{C_0 1 \times f_s \times n} - \frac{t_0}{C_0 1} + \left(ESR1 + \frac{ESR1^2 \times C_0 1 \times f_s \times n}{m} + \frac{m}{4 \times C_0 1 \times f_s \times n} \right) KL + \frac{m}{C_0 1 \times f_s \times n} \times \frac{1}{KL} \right]}{\frac{\Delta Vreq}{\Delta I_0} - R_B},$$
(2)

where

$$KL = \Delta I_L eqv / \Delta I_O \text{ or }$$
(3)

$$KL = \frac{V_{OUT}(1-Dn)}{L_{O}eqv \times \Delta I_{O} \times f_{s} \times n}.$$
 (4)

Parameter m depends on the type of transient:

m = 1 - nD (5)

for the worst-case step-down transient, and

$$m = \frac{D(1-nD)}{n(1-D)}$$
 (6)

for the worst-case step-up transient.

The second peak-to-peak value, Vm2, exists only if the following condition is fulfilled:

$$\frac{\mathrm{m}}{\mathrm{f}_{\mathrm{s}} \times \mathrm{n}} \left(\frac{1}{\mathrm{KL}} + \frac{1}{2} \right) - \mathrm{ESR} \times \mathrm{C}_{\mathrm{O}} > \mathrm{t}_{\mathrm{O}}, \tag{7}$$

where t_0 is load-current transition time.

If the second peak Vm2 does not exist, only the first peak Vm1 has to be considered during the selection of output capacitors. It might happen that N1 is significantly higher than N2, which means that the parasitic inductance ESL and L_B are too large for this application. In this case, the converter has to be located closer to a microprocessor, or an additional high-frequency decoupling is required. For the optimal design, the values N1 and N2 have to be almost equal.

Continued on next page

Design examples using different types of capacitors

To illustrate the theoretical analysis, different types of capacitors (aluminum electrolytic, OS-CON, specialty polymer, and ceramic) are compared in Table 1.

The design is satisfied for the following requirements, which are typical for a modern, high-end microprocessor: $V_{IN} = 12 \text{ V}, V_{OUT} = 1.5 \text{ V}, I_O(\text{max}) = 50 \text{ A}, I_O(\text{min}) = 0 \text{ A}, \Delta I_O = 50 \text{ A}, \Delta V \text{req} = 100 \text{ mV}, \text{SR}_{IO} = 50 \text{ A/}\mu\text{s}, \text{R}_B = 0.4 \text{ m}\Omega$, and $L_B = 0.2 \text{ nH}$.

It is obvious that, for this application, the output filter design depends primarily on load-current step-down transients. This is because the inductor current has a much lower slew rate during the step-down transient than during step-up. Use of voltage positioning or droop compensation techniques only verifies this statement. Therefore, the following design example is focused on the load-current step-down transient.

The output filter selection curves have been plotted based on Equations 1 and 2 for different numbers of channels and different types of capacitors as a function of an equivalent output inductance L_0eqv (Figures 4-7). To obtain the actual inductance value for each channel of the interleaved converter, the equivalent inductance needs to be multiplied by the number of channels. The step in the curves for the number of capacitors N2 identifies the boundary where the peak Vm2 does not exist (Figure 3). If, for the selected type of capacitor and equivalent inductor, the number of capacitors N1 related to the peak Vm1 (Figure 3) is much greater than the number N2, parasitic ESL and L_B are significant. The additional high-frequency decoupling might help in this situation by decreasing the load-current slew rate applied to the output bulk capacitors.⁸ The other solutions are layout improvement to decrease L_B or choosing the different capacitors with the lower ESL.

The number of capacitors has been obtained for the "ideal" controller, assuming that it has equal current sharing, the optimal control algorithm described earlier, and no delays. The practical implementation might require additional capacitors, but this analysis sets the target to achieve and show the relationship between the number of capacitors; the number of channels; the switching frequency; and the inductance value, including parasitics.

The curves are shown for 1-, 2-, 3-, and 4-channel interleaved converters (from top to bottom) for the aluminum electrolytic (Figure 4), OS-CON (Figure 5), specialty polymer (SP) (Figure 6), and ceramic (Figure 7) capacitors. Table 1 shows the required number of capacitors N2 and the inductance value L_0 at different switching frequencies for this application. The following is a comparison summary:

1. The aluminum electrolytic and OS-CON capacitors require significant additional high-frequency decoupling at a slew rate of 50 A/ μ s because N1 >> N2.

2. Interleaving for aluminum electrolytic and OS-CON capacitors does not significantly decrease the number of output capacitors; only its lowering of the input filter ripple needs to be considered.

3. The 2-channel interleaving is optimal for the SP capacitors. They require much lower high-frequency decoupling at a 50-A/µs load-current slew rate.

4. The most significant effect of interleaving is that the required number of ceramic capacitors drops in inverse proportion to the number of interleaved channels. Ceramic capacitors do not require additional decoupling at a 50-A/µs load-current slew rate.

TYPE	VENDOR	PART NUMBER	f _s PER CHANNEL (kHz)	PARAMETERS OF EACH CAPACITOR			NUMBER OF CAPACITORS FOR DIFFERENT NUMBERS OF INTERLEAVED CHANNELS/L ₀ PER CHANNEL			
TYPE				C ₀ 1	ESR1	ESL1	OFINI	OF INTERLEAVED CHANNELS/L0 FER CHANNEL		
				(µF)	(m Ω)	(nH)	1 CHANNEL	2 CHANNELS	3 CHANNELS	4 CHANNELS
Aluminum electrolytic	Rubycon	6.3ZA1000	200	1000	24	4.8	18/0.8 µH	16/1.6 µH	16/2.4 µH	15/3.2 µH
OS-CON	Sanyo	4SP820M	200	820	8	4.8	8/0.25 µH	7/0.5 µH	6/0.75 μH	6/1.0 µH
Specialty polymer (SP)	Panasonic	EEFCD0D101R	300	100	20	3.2	28/0.1 μH	18/0.2 μH	15/0.3 µH	13/0.4 µH
Ceramic, 1210	Murata	GRM235Y5V226Z10	400	22	20	0.5	60/0.05 µH	30/0.1 µH	20/0.15 µH	16/0.2 µH

Table 1. Comparison of capacitor types








Figure 5. Number of OS-CON capacitors as function of L_Oeqv





A transient example for the 2-channel interleaved buck converter based on the suggested optimization procedure is shown in Figure 8. The switching frequency of each channel is 300 kHz. Eighteen SP capacitors (100μ F) have been used in parallel in this example in accordance with Table 1. The output inductance of each channel is 0.2 µH.

Conclusion

Power-supply systems for high-slew-rate transient loads like microprocessors using an interleaved synchronous buck converter are analyzed. The selected model, based on practicality and sufficient accuracy, includes an interleaved synchronous buck converter with optimal control, output inductors $L_{O}...L_{N}$, output bulk capacitors, and power-supply plane parasitics. Analytical equations for the voltages and currents through components of the model were derived for any number of interleaved channels. An optimal output filter selection procedure is suggested based on the presented analysis and optimization curves for different types of capacitors and any number of interleaved channels. The design example compares aluminum electrolytic, OS-CON, SP, and ceramic capacitors for powering a 50-A microprocessor with an interleaved regulator.

References

- 1. International Technology Roadmap for Semiconductors, 1999 Edition, http://public.itrs.net/Files/ 1999 SIA Roadmap/Home.htm
- Y. Panov and M.M. Jovanovic, "Design Considerations for 12-V/1.5-V, 50-A Voltage Regulator Modules," *Proc.* of Applied Power Electronics Conference (2000), pp. 39-46.
- 3. "Investigation of Power Management Issues for Next Generation Microprocessors," VRM Consortium Quarterly Progress Report, Center for Power Electronics Systems (Virginia Tech, September 1999).
- Bau-Hung Lin and Ying-Yu Tzou, "Analysis and Design of a Multiphase DC/DC Converter with Zero Voltage Transition," Proc. of High Frequency Power Conversion Conference (2000), pp. 12-20.
- 5. W. Huang and J. Clarkin, "Analysis and Design of Multiphase Synchronous Buck Converter with Enhanced V2 Control," *Proc. of High Frequency Power Conversion Conference* (2000), pp. 74-81.





Figure 8. Step-down transient for 2-channel converter with 18 SP capacitors in parallel



- 6. R. Miftakhutdinov, "Analysis of Synchronous Buck Converter with Hysteretic Controller at High Slew-Rate Load Current Transients," *Proc. of High Frequency Power Conversion Conference* (1999), pp. 55-69.
- R. Miftakhutdinov, "Analysis and Optimization of Synchronous Buck Converter at High Slew-Rate Load Current Transients," *Proc. of Power Electronics* Specialists Conference (2000), pp. 714-720.

For TI information related to this article, you can download an Acrobat Reader file at www-s.ti.com/sc/techlit/ *litnumber* and replace "*litnumber*" with the **TI Lit. #** for the following document.

Document Title

TI Lit. #

8. R. Miftakhutdinov, "Optimal Output Filter Design for Microprocessor or DSP Power Supply," *Analog Applications Journal* (August 2000), pp. 22-29slyt162

Related Web sites

http://power.ti.com

Analog Applications Journal

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

> Products Amplifiers Data Converters DSP Interface Logic Power Mgmt Microcontrollers

amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com

Applications

Audio Automotive Broadband **Digital control** Militarv Optical Networking Security Telephony Video & Imaging Wireless

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/militarv www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page support.ti.com

TI Semiconductor KnowledgeBase Home Page support.ti.com/sc/knowledgebase

Product Information Centers Americas

Americas						
Phone	+1(972) 644-5580	Fax	+1(972) 927-6377			
Internet/Email	net/Email support.ti.com/sc/pic/americas.htm					
Europe, Middle Ea	st, and Africa					
Phone						
Belgium (English) Finland (English) France Germany Israel (English) Italy Fax Internet	+32 (0) 27 45 54 32 +358 (0) 9 25173948 +33 (0) 1 30 70 11 64 +49 (0) 8161 80 33 11 1800 949 0107 800 79 11 37 +(49) (0) 8161 80 2045 support.ti.com/sc/pic/euro	Russia Spain Sweden (English) United Kingdom	n) +31 (0) 546 87 95 45 +7 (0) 95 7850415 +34 902 35 40 28 +46 (0) 8587 555 22 +44 (0) 1604 66 33 99			
Japan						
Fax						
International Internet/Email	+81-3-3344-5317	Domestic	0120-81-0036			
International	support.ti.com/sc/pic/japan.htm					
Domestic	www.tij.co.jp/pic					
Asia						
Phone						
International	+886-2-23786800					
Domestic	Toll-Free Number		Toll-Free Number			
Australia	1-800-999-084	New Zealand	0800-446-934			
China	800-820-8682	Philippines	1-800-765-7404			
Hong Kong	800-96-5941	Singapore	800-886-1028			
Indonesia	001-803-8861-1006	Taiwan	0800-006800			
Korea	080-551-2804	Thailand	001-800-886-0010			
Malaysia	1-800-80-3973					
Fax	886-2-2378-6808	Email	tiasia@ti.com			
Internet	support.ti.com/sc/pic/asia	.htm	ti-china@ti.com			

C011905

Safe Harbor Statement: This publication may contain forwardlooking statements that involve a number of risks and uncertainties. These "forward-looking statements" are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forwardlooking statements generally can be identified by phrases such as TI or its management "believes," "expects," "anticipates," "foresees," "forecasts," "estimates" or other words or phrases of similar import. Similarly, such statements herein that describe the company's products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements. All such forward-looking statements are subject to certain risks and uncertainties that could cause actual results to differ materially from those in forward-looking statements. Please refer to TI's most recent Form 10-K for more information on the risks and uncertainties that could materially affect future results of operations. We disclaim any intention or obligation to update any forward-looking statements as a result of developments occurring after the date of this publication.

Trademarks: All trademarks are the property of their respective owners.

Mailing Address: Texas Instruments Post Office Box 655303

Dallas, Texas 75265

© 2005 Texas Instruments Incorporated