


"PCB Notes:
For multi-phase Buck converter configs, route remote sense feedback as follows:
1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while


For single-phase Buck converters, route remote sense feedback as follows:
1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"

PMIC-A


Route as Pseudo differential pair trace
(See "PCB Notes")



PMIC-A uses default I2C ADDR:
0x48, 0x49, 0x4A & 0x4B

 荣信汇科 Beijing Rongxin Huic Technology Co.,Ltd			
PROJECT CPHMC-1A			
Title PG34: Power_04_PMIC-A			
Document Number <Doc>	Designer HF	Size A3	Rev 1A
Date Wednesday, February 26, 2025	Sheet 34 of 35		


PMIC - B



"PCB Notes:
For multi-phase Buck converter configs, route remote sense feedback as follows:
1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

For single-phase Buck converters, route remote sense feedback as follows:
1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"

PMIC-B uses NVM to set I2C ADDR:
0x4C, 0x4D, 0x4E & 0x4F

 荣信汇科 Beijing Rongxin Huic Technology Co.,Ltd			
PROJECT CPHMC-1A			
Title PG35: Power_05_PMIC-B			
Document Number <Doc>	Designer HF	Size A3	Rev 1A
Date Wednesday, February 26, 2025	Sheet 35 of 35		