Ring comparison for different layout

- In order to understand the impact to the ring with different layout, below is EVM test data for reference.
- Vin=19V, Vout=5V, Iout=8A

0.1uf is soldered at C5

22uF is soldered at C4

0.1uf+22uf

Vsw-max is 20.4V



also be as short as possible to power ground of the chip, Also add some vias to connect to other ground layers

pin2~5 recommend around 1mm Place C2/C3/C4, 10uF cap close If pos-caps is used, place then after Ceramic cap. 0.1uf+22uf 0.1uf is NC 22uF is soldered around at C5 Vsw-max is 22.8V



Worse

Reliability test

> Qualification test (Pass)

Qualification Results

Data Displayed as: Number of lots / Total sample size / Total failed

Туре	Test Name / Condition	Duration	Qual Device: <u>TPS51396RJE</u>	QBS Product Reference: TPS51393RJE	QBS Product Reference: <u>TPS51393RJE_PG1.0</u>
ED	Electrical Characterization	Per Datasheet Parameters	Pass	Pass	-
HBM	ESD - HBM	3000 V	1/3/0	-	-
CDM	ESD - CDM	1500 V	1/3/0	3/9/0	-
LU	Latch-up	(per JESD78)	1/6/0	3/18/0	-
HTOL	Life Test, 125C	1000 Hours	3/231/0	3/230/0	1/77/0
ELFR	Early Life Failure Rate, 125C	48 Hours	-	-	3/2400/0
HTSL	High Temp Storage Bake, 170C	420 Hours	1/77/0	3/231/0	1/77/0
HAST	Biased HAST, 110C/85%RH	264 Hours	1/77/0	1/77/0	3/231/0
UHAST	Unbiased HAST, 110C/85%RH	264 Hours	1////0	-	3/231/0
AC	Autoclave, 121C/100%RH	96 Hours	-	1/77/0	-
TC	Temperature Cycle, -55/125C	700 Cycles	1/77/0	1/77/0	3/231/0

> EVM aging test (Pass)

- Test Quantity: 10pcs
- Vin = 24V, Vout = 3.3V, lout = 8A
- Run 720Hrs
- Room temperature

