



Configuring the UCC3895 for Direct Control Driven Synchronous Rectifier Applications

User's Guide

EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive**.

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein**.

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

DYNAMIC WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 36 Vdc to 72 Vdc and the output of $3.3\text{ V} \pm 5\%$.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 50°C . The EVM is designed to operate properly with certain components above 50°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

Configuring the UCC3895 for Direct Control Driven Synchronous Rectifier Applications

Systems Power

Contents

| | | |
|----------|--|-----------|
| 1 | Introduction | 4 |
| 2 | Differences Between DM3895 and UCC3895EVM–001 | 4 |
| 3 | Features | 5 |
| 4 | Description | 5 |
| 5 | Test Setup | 11 |
| 6 | Power Up/Down Test Procedure | 12 |
| 7 | EVM Assembly Drawing and Layout | 13 |
| 8 | List Of Materials | 16 |
| 9 | References | 17 |

1 Introduction

The UCC3895EVM–001 evaluation module (EVM) is an isolated 48-V input phase-shifted full-bridge converter providing an output of 3.3 V at 15 A. Using the AB outputs of the UCC3895, a novel technique for direct control driven synchronous rectification is demonstrated. No demodulation of the AB phase shift clock signals is necessary to produce fully operational synchronous rectification gate drive signals yielding a significant overall efficiency increase.

Operating in peak current-mode control, this EVM highlights the many benefits of using the UCC3895 advanced phase-shift PWM controller for direct control of synchronous rectification. This user's guide provides the schematic, component list, assembly drawing, artwork and test setup necessary to evaluate the UCC3895 in a typical control-driven synchronous rectification application.

2 Differences Between DM3895 and UCC3895EVM–001

Texas Instruments offers two distinct evaluation modules for the UCC3895, the DM3895^[4] and the UCC3895–001EVM.

Both DM3895 and UCC3895EVM–001 kits feature the UCC3895 advanced phase-shift PWM controller used in similar power applications. There are however, several important differences between the two. The DM3895 is intended to provide an introduction to phase-shifted full-bridge power converters at a safe input voltage and power level. As such, the DM3895 makes use of a very conservative board layout including 25 test points, allowing the user to easily probe the most significant wave forms fundamental to understanding basic operational theory of the phase shifted full bridge converter. The UCC3895EVM–001, meanwhile features an improved full-bridge gate-drive circuit resulting in a significant efficiency increase over the DM3895. While the DM3895 and UCC3895EVM–001 each feature a current doubler output stage, there are several noteworthy differences that need mentioning.

The DM3895 current doubler output uses Schottky diode rectifiers, whereas the UCC3895EVM–001 introduces a control driven synchronous rectification scheme. The UCC3895EVM–001 demonstrates several advantages of using synchronous rectification over standard rectifiers. Both designs promote load dependant, zero voltage

switching (ZVS) over a significant portion of the converter load range. However, implementing a synchronous output can extend the converter's minimum load ZVS range compared to the Schottky output of the DM3895, which is limited to a minimum ZVS load of approximately 10 A. Secondly, the DM3895 demonstrates a full load efficiency of just over 76%, whereas the UCC3895EVM-001 has a peak efficiency of 87%. Finally, because the synchronous output of the UCC3895EVM-001 is driven directly from the AB outputs of the UCC3895, an overall efficiency gain of 11% can easily be realized without the added complexity normally encountered with other control driven designs.

In summary, it is recommended that novices to phase-shifted full-bridge converters first evaluate the DM3895 because of its accessible test points and ease of probing. Alternatively, the UCC3895EVM-001 should be evaluated by customers with a working knowledge of the phase shifting technique but desiring the benefits of the synchronous rectified current doubler output.

3 Features

- 48-V typical input ($36\text{ V} < V_{IN} < 72\text{ V}$), 2:1 input range
- 3.3-V output at 15 Adc
- Control driven synchronous rectifier current doubler output
- 1500-V input to output isolation
- Compact size, low profile (3.5" x 2.5" x 0.5")
- Peak current-mode control
- 400-kHz oscillator frequency (200-kHz operating frequency)
- Fixed-frequency operation
- 87% efficiency
- Single side OTS surface-mount components
- Short circuit protection

4 Description

The UCC3895EVM-001 EVM highlights the benefits of using the UCC3895 to implement direct control of a synchronous rectifier current-doubler output in a phase-shifted full bridge topology. The UCC3895 provides four 100-mA complementary outputs, labeled OUTA-OUTD, optimized to drive FET driver circuits. Two of the complementary outputs, OUTA and OUTB, are used to generate the drive signals necessary to switch the synchronous rectifiers. Since the UCC3895 controller is referenced to primary side ground, the OUTA and OUTB signals must first transition through a signal transformer before being fed into the secondary-side referenced UCC37324 dual 4-A MOSFET driver. This technique provides the proper gating and timing signals necessary to accurately synchronize the output switching to the primary-side bridge switching.

In addition to implementing synchronous rectification, designing a highly efficient phase shifted full bridge power converter is greatly dependant upon understanding the parasitic elements within the converter. This is necessary to optimize the resonant circuit responsible for achieving ZVS. The UCC3895 offers the added feature of adaptive delay set (ADS) and delay programming between complementary outputs. The ADS function serves to vary the delay time necessary, during the resonant transition period, as a function of load current. When more current is available to fully charge the equivalent resonant capacitance, less delay time is required, resulting in a longer effective duty cycle available for power transfer.

Further information regarding the details of ZVS resonant requirements and optimizing the UCC3895 PWM in a current doubler phase-shifted full-bridge topology are fully explained in references [1] – [3] and are not be repeated here. As such, the scope of the following documentation shall focus primarily on configuring the UCC3895 for direct control driven synchronous rectification applications.

4.1 Schematic

A schematic of the UCC3895EVM–001 board is shown in Figure 1. Terminal block J2 is the dc input voltage source connector. Terminal block J3 is the dc primary-side bias voltage, while terminal block J1 is the secondary output and return for the 3.3-V output.

The primary-side full-bridge power section is comprised of MOSFET's Q1–Q4. Because the converter switches at zero voltage, 8-pin SOIC packages were selected forgoing the use of large heatsinks typically found at this power level. Control of the full bridge is provided by U1, the UCC3895 and its accompanying circuitry. The four outputs of the UCC3895 are fed into U2, a 2.5-A, 80-V full-bridge FET driver which was chosen primarily due to small form factor and convenience of having all four drivers in a single package. Primary power is efficiently transferred to the secondary across T1, a low profile planar transformer available from Payton.

Q5 and Q6 are the secondary-side synchronous rectifier MOSFET's shown with associated local gate discharge circuitry made up of D16, Q9, and D17, Q8. As mentioned previously, the control signals for Q5 and Q6 are derived directly from OUTA and OUTB of the UCC3895, greatly simplifying any timing issues typically met when designing isolated control driven synchronous power converters. To maintain isolation, OUTA and OUTB are fed through T3, a signal transformer. The output of T3 is then used as the input to U4, a UCC37324 dual 4-A MOSFET driver that directly drives the gates of Q5 and Q6. Passing OUTA and OUTB through T3 before U4 minimizes any leakage inductance current spike based on the fact that very little power is actually transferred through T3. In addition, a secondary side referenced bias voltage is generated from T3 and used to power U4, pin 6 (VDD).

The secondary to primary feedback path of the UCC3895EVM–001 is optically isolated via U3. The compensation network is located on the secondary side and is built around U5, a TL431 adjustable shunt regulator. This provides a low cost, simplified secondary referenced feedback solution with good noise immunity. Designing the UCC3895 for peak current mode control, allows a single pole (R33, C10), single zero (R33, C11) compensation network to be used. The feedback divider circuitry is set by R32 and R34, while the UCC3895 error amp (U1, pins 1 and 2) is set up in a voltage follower configuration.




Figure 1. UCC3985EVM-001 Schematic

4.2 Circuit Performance

The schematic shown in Figure 1 was built and tested upon the printed circuit board (PCB) design shown in Figures 10–14. For a detailed description of the list of materials used, refer to Table 1.

4.3 UCC3895EVM–001 ZVS Measured Data

In addition to a significant increase in overall efficiency, one of the primary benefits of using synchronous rectifiers in a phase-shifted full bridge topology is to extend the useful load range for ZVS operation. While there is always the argument that ZVS may not be a concern at light load, due to the reduction in power dissipation, the objective of this design is to extend ZVS operation down to some minimum load less than that of the DM3895. One benefit of doing so would perhaps become more apparent from a systems point of view where electromagnetic interference (EMI) would be a concern. At the point where the converter crosses over from ZVS to traditional hard switching, a noticeable change in the EMI signature would be expected, which in the worst case might possibly result in a noncompliant system.

Figure 2 and Figure 3 show the MOSFET drain-to-source and gate-to-source waveforms of Q2 and Q4 for an input voltage of 48 V. Since Q2 and Q4 each have primary ground-referenced sources, they are convenient test points for obtaining ZVS waveforms. Q2 is the bottom MOSFET of the AB leg while Q4 corresponds to the CD leg. At an output load of 15 A, the drain voltage of each MOSFET completely falls to zero before the gate voltage starts to rise, clearly illustrating that each leg is switching at zero voltage.




Figure 2. Q2 (AB Leg) at 15-A Load




Figure 3. Q4 (CD Leg) at 15-A Load

More importantly, Figure 4 and Figure 5 show the same waveforms of Q2 and Q4, switching during an output load of 5.5 A. Figure 4 shows that the drain voltage of Q2 still falls to zero, prior to the gate voltage starting to rise. However, the upward cusp shown on the drain voltage signal suggests that the stored resonant inductive energy is almost insufficient to drive the total resonant capacitance. ZVS is retained down to a minimum output load of 5.5 A in the AB leg, where the start of hard switching begins. Conversely, Figure 5 illustrates that the CD leg is still switching at zero voltage at the same output load where ZVS is nearly lost in the AB leg.




Figure 4. Q2 (AB Leg) at 5.5-A Load




Figure 5. Q4 (CD Leg) at 5.5-A Load

At output loads less than 5.5 A, the UCC3895EVM-001 loses the benefits of ZVS in the AB leg, as the converter moves deeper into hard switching. The worst case of this is shown below in Figure 6 where the gate of Q2 moves beyond $V_{GS(th)}$ while there is still significant voltage present on the drain when operating with no output load current. From Figure 7 however, notice that the ZVS of the CD leg is retained all the way down to zero output load current. The switching details of how this is possible are fully explained in reference [1].




Figure 6. Q2 (AB Leg) at 0-A Load




Figure 7. Q4 (CD Leg) at 0-A Load

At an output load current of 15 A, the UCC3895EVM-001 has an efficiency of approximately 85%, while the peak efficiency of just over 87% occurs between a load current of 7 A to 10 A. A plot of efficiency versus output power for an input voltage of 48 V is shown below in Figure 8.





Figure 8.

5 Test Set Up

Shown below in Figure 9 is the basic test setup needed to evaluate the UCC3895EVM–001. Please note the secondary ground (J1) is isolated from primary ground (J2, J3).



UDG–01140

Figure 9. Recommended EVM Test Configuration

5.1 Output Load (LOAD1)

For the output load to VOUT, a programmable electronic load set to constant current mode and capable of sinking 0 –15 Adc, is used. The UCC3895EVM–001 is ground isolated between the input and output. VIN and VCC are referenced to the primary side while VOUT is secondary side referenced. Refer to the EVM schematic of Figure 1 and the test setup of Figure 9. Using a dc voltmeter, V1, it is also advised to make all output voltage measurements directly at J1 terminals in order to minimize any voltage error experienced due to drops between J1 and the electronic load.

5.2 VCC dc Bias Supply (VCC)

The bias voltage supply is a variable dc source capable of supplying between 0 Vdc and 12 Vdc at no less than 0.25 Adc and connected to J3 as shown in Figure 9.

5.3 dc Input Source (VIN)

The input voltage should be a variable dc source capable of supplying between 0 Vdc and 72 Vdc at no less than 2 Adc, and connected to J2 as shown in Figure 9. For fault protection to the EVM, good common practice is to limit the source current to no more than 1.75 Adc. A dc ammeter, A1 should also be inserted between VIN and J2 as shown in Figure 9.

5.4 Fan

Most power converters include components that can get hot to the touch when approaching temperatures of 60°C. Because this EVM is not enclosed to allow probing of circuit nodes, a small fan capable of 20–30 cfm is recommended to reduce component temperatures when operating at full output load.

6 Power Up/Down Test Procedure

The following test procedure is recommended primarily for power up and shutting down the EVM. Whenever the EVM is running above an output load of 10 A, the fan should be turned on. Also, never walk away from a powered EVM for extended periods of time.

1. Working at an ESD workstation, make sure that any wrist straps, boot straps or mats are connected referencing the user to earth ground before power is applied to the EVM. Electrostatic smock and safety glasses should also be worn.
2. Connect VCC to J3 as shown in Figure 9. Make sure that VCC is initially set to 0 V.
3. Prior to connecting the dc input source, VIN, it is advisable to limit the source current from VIN to 1.75 A maximum. Connect the ammeter A1 (0–1.5 A range) between VIN and J2 as shown in Figure 9. Make sure VIN is initially set to 0 V.
4. Connect LOAD1 and the voltmeter, V1 to J1 as shown in Figure 9. Set LOAD1 to constant current mode to sink 0 Adc before VIN and VCC are applied.
5. Increase VCC from 0 Vdc to 12 Vdc (overcome UVLO threshold) and then set to 10.5 Vdc. With VCC applied, the control and switching circuitry can now be checked from the UCC3895 outputs to the gates of the bridge MOSFETS, Q1–Q4 and synchronous MOSFETS, Q5 and Q6.
6. Increase VIN from 0 V to 48 Vdc, while monitoring the output voltage on V1.
7. Vary LOAD1 anywhere between 0 A to 15 Adc, making sure to turn on fan blowing air directly on the EVM for loads above 10 A.
8. Vary the input voltage between 36 V and 72 V.
9. Shut down the electronic load.
10. Shut down VIN.
11. Shut down VCC.

7 EVM Assembly Drawing and Layout

Figure 10 shows the top-side component placement for the EVM, as well as pin numbers and component polarity where necessary. A four layer PCB was designed using the top and bottom layers for signal traces and an internal split ground plane tied to a single point at C22. The PCB dimensions are 3.5" x 2.5" with a design goal of maintaining all components to less than 0.5" high measured from the top layer surface. All components are standard OTS surface-mount components placed on the top side of the PCB only. The copper etch, looking through the top of the PCB, for each layer is also shown in Figure 11–14.




Figure 10. Top-Side Component Assembly




Figure 11. Top Signal Trace Layer




Figure 12. Internal Signal Trace Layer




Figure 13. Internal Split Ground Plane




Figure 14. Bottom Signal Trace Layer

8 List Of Materials

Table 1 below lists the EVM components as configured corresponding to the schematic shown in Figure 1. Part types and manufacturers can be modified according to specific application requirements.

. List of Materials

| REFERENCE DESIGNATOR | QTY | PART NUMBER | DESCRIPTION | MANUFACTURER | PKG |
|--|-----|------------------|---|--------------|-----------|
| C1 | 1 | ECUV1H223KBX | Capacitor, ceramic, X7R, 22 nF, 50 V, 10% | Panasonic | 0805 |
| C2, C27 | 2 | ECUV1H101JCG | Capacitor, ceramic, NPO, 100 pF, 50 V, 5% | Panasonic | 805 |
| C3, C8, C9, C12, C18, C20 | 6 | ECJ2VB1E104K | Capacitor, ceramic, X7R, 100 nF, 25 V, 10% | Panasonic | 805 |
| C4 | 1 | ECUV1H331JCG | Capacitor, ceramic, NPO, 330 pF, 50 V, 5% | Panasonic | 805 |
| C5 | 1 | ECUV1H821KCX | Capacitor, ceramic, NPO, 820 pF, 50 V, 10% | Panasonic | 805 |
| C6 | 1 | 12101C104KAT9A | Capacitor, ceramic, X7R, 100 nF, 100 V, 10% | AVX | 1210 |
| C10 | 1 | ECUV1H180KCN | Capacitor, ceramic, NPO, 18 pF, 50 V, 10% | Panasonic | 805 |
| C11 | 1 | ECJ2YB1C334K | Capacitor, ceramic, X7R, 330 nF, 16 V, 10% | Panasonic | 805 |
| C16, C17, C23, C24 | 4 | TPSE477M006R0050 | Capacitor, tantalum, 470 μ F, 6.3 V, 20% | AVX | TPSE |
| C19 | 1 | TPSE476K020R0125 | Capacitor, tantalum, 47 μ F, 20 V, 10% | AVX | TPSE |
| C21, C28 | 2 | ECJ2YB1E224K | Capacitor, ceramic, X7R, 220 nF, 25 V, 10% | Panasonic | 805 |
| C22 | 1 | ECEV2AA330P | Capacitor, aluminum, 33 μ F, 100 V, 20% | Panasonic | G |
| C25 | 1 | ECUV1H102KBN | Capacitor, ceramic, X7R, 1 nF, 50 V, 10% | Panasonic | 805 |
| C30 | 1 | 08051C222KAT2A | Capacitor, ceramic, X7R, 2.2 nF, 100 V, 10% | AVX | 805 |
| D1, D14, D15 | 3 | BAT54T1 | Diode, Schottky, 30 V, 0.2 A | ON Semi | SOD–123 |
| D2, D3, D4, D5, D6, D7, D10, D11, D16, D17 | 10 | UPR10 | Diode UF, 100 V, 2.5 A | Microsemi | Powermite |
| D12 | 1 | BZX84C8V2 | Diode, zener, 8.7 V, 0.25 A | Fairchild | SOT–23 |
| D13 | 1 | BZX84C13 | Diode, zener, 13 V, 0.25 A | Fairchild | SOT–23 |
| J1 | 1 | ED500/4DS | Terminal Block, 4-pin, 15 A | OST | 5mm |
| J2, J3 | 2 | ED500/2DS | Terminal Block, 2-pin, 15 A | OST | 5mm |
| L1 | 1 | DT3316P–102 | Inductor, 1 μ H, 5 A, SMD | Coilcraft | DT3316 |
| L2, L3 | 2 | CTX16–15218 | Inductor, 2.5 μ H, 12 A, SMD | Cooper | CTX16 |
| Q1, Q2, Q3, Q4 | 4 | IRF7452 | Transistor, NCH–FET, 4.5 A, 100 V | IR | SO–8 |
| Q5, Q6 | 2 | HUF75345S3S | Transistor, NCH–FET, 75 A, 55 V | Fairchild | TO–263AB |
| Q7 | 1 | MMBT2222A | Transistor, NPN, 75 V, 0.6 A | General | SOT–23 |
| Q8, Q9 | 2 | MMBT2907A | Transistor, PNP, 60 V, 0.6 A | General | SOT–23 |
| R1, R13, R35 | 3 | ERJ6GEYJ511V | Resistor, metal film, 510, 0.125 W, 5% | Panasonic | 805 |
| R2, R3 | 2 | ERJ6GEYJ202V | Resistor, metal film, 2 k Ω , 0.125 W, 5% | Panasonic | 805 |
| R4 | 1 | ERJ8ENF6982V | Resistor, metal film, 69.8 k Ω , 0.125 W, 1% | Panasonic | 805 |
| R5 | 1 | ERJ8ENF8250V | Resistor, metal film, 825 Ω , 0.125 W, 1% | Panasonic | 805 |
| R6 | 1 | ERJ8ENF3321V | Resistor, metal film, 3.32 k Ω , 0.125 W, 1% | Panasonic | 805 |
| R7 (DNI) | 0 | ERJ6GEYJ100V | Resistor, metal film, 10 Ω , 0.125 W, 5% | Panasonic | 805 |
| R8 | 1 | ERJ6GEYJ100V | Resistor, metal film, 10 Ω , 0.125 W, 5% | Panasonic | 805 |
| R9, R10, R11 | 3 | ERJ6GEYJ103V | Resistor, metal film, 10 k Ω , 0.125 W, 5% | Panasonic | 805 |
| R12 | 1 | ERJ8ENF51R1V | Resistor, metal film, 51.1, 0.125 W, 1% | Panasonic | 805 |
| R14, R15, R16, R17, R23, R24, R40 | 7 | ERJ6GEYJ502V | Resistor, metal film, 5 k Ω , 0.125 W, 5% | Panasonic | 805 |
| REFERENCE DESIGNATOR | QTY | PART NUMBER | DESCRIPTION | MANUFACTURER | PKG |

| | | | | | |
|-------------------------|---|--------------|--|-------------------|--------------|
| R18, R19, R20, R21, R22 | 5 | ERJ6GEYJ210V | Resistor, metal film, 21 Ω , 0.125 W, 5% | Panasonic | 805 |
| R27, R28, R39 | 3 | ERJ6GEYJ101V | Resistor, metal film, 100 Ω , 0.125 W, 5% | Panasonic | 805 |
| R29, R30 | 2 | ERJ6GEYJ152V | Resistor, metal film, 1.5 k Ω , 0.125 W, 5% | Panasonic | 805 |
| R32 | 1 | ERJ8ENF1131V | Resistor, metal film, 1.13 k Ω , 0.125 W, 1% | Panasonic | 805 |
| R33 | 1 | ERJ8ENF2741V | Resistor, metal film, 2.74 k Ω , 0.125 W, 1% | Panasonic | 805 |
| R34 | 1 | ERJ8ENF3481V | Resistor, metal film, 3.48 k Ω , 0.125 W, 1% | Panasonic | 805 |
| R36 | 1 | ERJ6GEYJ271V | Resistor, metal film, 270 Ω , 0.125 W, 5% | Panasonic | 805 |
| T1 | 1 | 9225/C | Transformer, planar, 100 W Full Bridge, 6:2 | Payton | Custom |
| T2 | 1 | 3448–G | Transformer, current sense, 6 A, 70:1 | GB International | SMD |
| T3 | 1 | P0926 | Transformer, signal, 500 kHz | Pulse | P0926 |
| U1 | 1 | UCC3895DW | Integrated circuit, phase shift PWM | Texas Instruments | SO–20 |
| U2 | 1 | HIP4081AIB | Integrated circuit, bridge FET driver, 80 V, 2.5 A | Intersil | SO–20 |
| U3 | 1 | CNY17–2SM | Integrated circuit, optocoupler | Isocom | SMD–6 |
| U4 | 1 | UCC37324D | Integrated circuit, dual 4-A MOSFET driver | Texas Instruments | SO–8 |
| U5 | 1 | TL431CPKR | Integrated circuit, adjustable precision shunt regulator | Texas Instruments | SOT–89 |
| NA | 1 | SLUP145A | Printed circuit Board, FR4, 0.032, SMOBC | N/A | See FAB |
| NA | 4 | SJ5303 | Bumpon, transparent | 3M | 0.44" x 0.2" |

9 References

1. Balogh, L. Design Review: *100-W, 400-kHz, DC/DC Converter With Current Doubler Synchronous Rectification Achieves 92% Efficiency*, Topic 2, SEM–1100 Power Supply Design Seminar Manual, Unitrode Corporation
2. Andreyckak, B. *Phase Shifted, Zero Voltage Transition Design Considerations and the UC3875 PWM Controller*, Texas Instruments Literature No. SLUA107
3. Balogh, L. *The Current Doubler Rectifier: An Alternative Rectification Technique For Push-Pull and Bridge Converters*, Texas Instruments Literature No. SLUA121
4. Dennis, M. *UCC3895 Phase Shift PWM Controller EVM Kit Setup and Usage*, Texas Instruments Literature No. SLUU069A

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265