

# VC707 EVALUATION PLATFORM HW-V7-VC707 (XC7VX485T-FF1761)

## DISCLAIMER:

XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX.

XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.

ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.





Title: DISCLAIMER		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 1 of 57	Drawn By BF	

DDR3 SODIMM  
Page 21

FMC HPC1/HPC2  
Connectors  
Pages 22-29

10/100/1000 Ethernet  
SGMII  
Page 34



MECHANICALS  
Page 57

Parallel Flash  
Page 35

PCIe x8 Edge  
Connector  
Page 30

LCD I/F  
Page 39

USB PHY  
Page 44

Differential Clock  
MGT SMA  
SMA Clock  
Page 32

XADC Header  
Page 40

Switches  
LEDs, Buttons  
Page 38

HDMI Video  
Pages 42-43

Recovered Clock  
Page 33

IIC EEPROM  
Page 36  
IIC MUX  
Page 41

MODE DIP  
SWITCH  
Page 36


USB UART  
Page 36

JTAG Connector  
Digilent Module  
Page 20

SFP Cage  
Page 31

IIC Addressing	
0b1110100	PCA9548a
0b1011101	SI570
0bxxxxx00	FMC HPC 1
0bxxxxx00	FMC HPC 2
0b1010100	IIC EEPROM
0b1010000	SFP+
0b0111001	ADV7512
0b1010000 0b0011000	DDR3 SODIMM
0b1010000	SI5324

IRONWOOD FFG1761 SOCKET  
SUPPORTS MULTIPLE DEVICES  
REFER TO BOARD BILL OF  
MATERIALS ON XILINX.COM  
TO CONFIRM FPGA PROVIDED



**XILINX**

Title: VC707 Block Diagram  
SCHEM, ROHS COMPLIANT  
VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
PCB P/N: 1280586  
SCH P/N: 0381418







Date: 4-4-2012\_15:26 Ver: 1.0  
Sheet Size: B Rev: 01  
Sheet **2** of **57** Drawn By BF

SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON

### BANK 0 XC7VX485TFFG1761

### BANK 13 XC7VX485TFFG1761





### FPGA Banks 0,13



Title: FPGA Banks 0,13 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 3 of 57	Drawn By BF	

### BANK 14 XC7VX485TFFG1761


IO_0_VRN_14_AH35	AH35	FMC_VADJ_ON_B_LS	39
IO_L1P_T0_D00_MOSI_14_AM36	AM36	FLASH_D0	35
IO_L1N_T0_D01_DIN_14_AN36	AN36	FLASH_D1	35
IO_L2P_T0_D02_14_AJ36	AJ36	FLASH_D2	35
IO_L2N_T0_D03_14_AJ37	AJ37	FLASH_D3	35
IO_L3P_T0_DQS_PUDC_B_14_AP36	AP36		
IO_L3N_T0_DQS_EMCCLK_14_AP37	AP37	FPGA_EMCCLK	20
IO_L4P_T0_D04_14_AK37	AK37	FLASH_D4	35
IO_L4N_T0_D05_14_AL37	AL37	FLASH_D5	35
IO_L5P_T0_D06_14_AN35	AN35	FLASH_D6	35
IO_L5N_T0_D07_14_AP35	AP35	FLASH_D7	35
IO_L6P_T0_FCS_B_14_AL36	AL36	FLASH_CE_B	35
IO_L6N_T0_D08_VREF_14_AM37	AM37	FLASH_D8	35
IO_L7P_T1_D09_14_AG33	AG33	FLASH_D9	35
IO_L7N_T1_D10_14_AH33	AH33	FLASH_D10	35
IO_L8P_T1_D11_14_AK35	AK35	FLASH_D11	35
IO_L8N_T1_D12_14_AL35	AL35	FLASH_D12	35
IO_L9P_T1_DQS_14_AH31	AH31	PHY_MDC_LS	39
IO_L9N_T1_DQS_D13_14_AJ31	AJ31	FLASH_D13	35
IO_L10P_T1_D14_14_AH34	AH34	FLASH_D14	35
IO_L10N_T1_D15_14_AJ35	AJ35	FLASH_D15	35
IO_L11P_T1_SRCC_14_AJ33	AJ33	PHY_RESET_LS	39
IO_L11N_T1_SRCC_14_AK33	AK33	PHY_MDIO_LS	39
IO_L12P_T1_MRCC_14_AK34	AK34	USER_CLOCK_P	32
IO_L12N_T1_MRCC_14_AL34	AL34	USER_CLOCK_N	32
IO_L13P_T2_MRCC_14_AJ32	AJ32	USER_SMA_CLOCK_P	32
IO_L13N_T2_MRCC_14_AK32	AK32	USER_SMA_CLOCK_N	32
IO_L14P_T2_SRCC_14_AL31	AL31	PHY_INT_LS	39
IO_L14N_T2_SRCC_14_AL32	AL32	FMC_C2M_PG_LS	39
IO_L15P_T2_DQS_RDWR_B_14_AM34	AM34	FLASH_WAIT	35
IO_L15N_T2_DQSDOUT_CSOB_14_AN34	AN34	FMC1_HPC_PG_M2C_LS	39
IO_L16P_T2_CSI_B_14_AM31	AM31	FMC1_HPC_PRSNT_M2C_B_LS	39
IO_L16N_T2_A15_D31_14_AM32	AM32	FLASH_A15	35
IO_L17P_T2_A14_D30_14_AM33	AM33	FLASH_A14	35
IO_L17N_T2_A13_D29_14_AN33	AN33	FLASH_A13	35
IO_L18P_T2_A12_D28_14_AL29	AL29	FLASH_A12	35
IO_L18N_T2_A11_D27_14_AL30	AL30	FLASH_A11	35
IO_L19P_T3_A10_D26_14_AH29	AH29	FLASH_A10	35
IO_L19N_T3A09D25_VREF_14_AH30	AH30	FLASH_A9	35
IO_L20P_T3_A08_D24_14_AJ30	AJ30	FLASH_A8	35
IO_L20N_T3_A07_D23_14_AK30	AK30	FLASH_A7	35
IO_L21P_T3_DQS_14_AF29	AF29	FMC2_HPC_PG_M2C_LS	39
IO_L21N_T3_DQS_A06_D22_14_AG29	AG29	FLASH_A6	35
IO_L22P_T3_A05_D21_14_AK28	AK28	FLASH_A5	35
IO_L22N_T3_A04_D20_14_AK29	AK29	FLASH_A4	35
IO_L23P_T3_A03_D19_14_AF30	AF30	FLASH_A3	35
IO_L23N_T3_A02_D18_14_AG31	AG31	FLASH_A2	35
IO_L24P_T3_A01_D17_14_AH28	AH28	FLASH_A1	35
IO_L24N_T3_A00_D16_14_AJ28	AJ28	FLASH_A0	35
IO_25_VRP_14_AG32	AG32	FMC2_HPC_PRSNT_M2C_B_LS	39




U1 SOC\_V7\_485T\_FF1761\_IRON

### BANK 15 XC7VX485TFFG1761

IO_0_VRN_15_AM38	AM38	VRN_15	4
IO_L1P_T0_AD0P_15_AN38	AN38	XADC_VAUX0P_R	40
IO_L1N_T0_AD0N_15_AP38	AP38	XADC_VAUX0N_R	40
IO_L2P_T0_AD8P_15_AM41	AM41	XADC_VAUX8P_R	40
IO_L2N_T0_AD8N_15_AM42	AM42	XADC_VAUX8N_R	40
IO_L3P_T0_DQS_AD1P_15_AR38	AR38	LCD_DB5_LS	39
IO_L3N_T0_DQS_AD1N_15_AR39	AR39	LCD_DB6_LS	39
IO_L4P_T0_15_AN40	AN40	LCD_DB7_LS	39
IO_L4N_T0_15_AN41	AN41	LCD_RS_LS	39
IO_L5P_T0_AD9P_15_AR37	AR37	GPIO_LED_2_LS	39
IO_L5N_T0_AD9N_15_AT37	AT37	GPIO_LED_3_LS	39
IO_L6P_T0_15_AM39	AM39	GPIO_LED_0_LS	39
IO_L6N_T0_VREF_15_AN39	AN39	GPIO_LED_1_LS	39
IO_L7P_T1_AD2P_15_AP40	AP40	GPIO_SW_S	38
IO_L7N_T1_AD2N_15_AR40	AR40	GPIO_SW_N	38
IO_L8P_T1_AD10P_15_AP41	AP41	GPIO_LED_5_LS	39
IO_L8N_T1_AD10N_15_AP42	AP42	GPIO_LED_6_LS	39
IO_L9P_T1_DQS_AD3P_15_AT39	AT39	NC	
IO_L9N_T1_DQS_AD3N_15_AT40	AT40	LCD_E_LS	39
IO_L10P_T1_AD11P_15_AR42	AR42	LCD_RW_LS	39
IO_L10N_T1_AD11N_15_AT42	AT42	LCD_DB4_LS	39
IO_L11P_T1_SRCC_15_AU39	AU39	GPIO_LED_7_LS	39
IO_L11N_T1_SRCC_15_AV39	AV39	GPIO_SW_C	38
IO_L12P_T1_MRCC_15_AU38	AU38	GPIO_SW_E	38
IO_L12N_T1_MRCC_15_AV38	AV38	PMBUS_ALERT_LS	45
IO_L13P_T2_MRCC_15_AV40	AV40	CPU_RESET	38
IO_L13N_T2_MRCC_15_AW40	AW40	GPIO_SW_W	38
IO_L14P_T2_SRCC_15_AY39	AY39	PMBUS_DATA_LS	45
IO_L14N_T2_SRCC_15_AY40	AY40	NC	
IO_L15P_T2_DQS_15_AW37	AW37	PMBUS_CLK_LS	45
IO_L15N_T2_DQS_ADV_B_15_AY37	AY37	FLASH_ADV_B	35
IO_L16P_T2_A28_15_BA37	BA37	SM_FAN_PWM	45
IO_L16N_T2_A27_15_BB37	BB37	SM_FAN_TACH	45
IO_L17P_T2_A26_15_AW38	AW38	NC	
IO_L17N_T2_A25_15_AY38	AY38	NC	
IO_L18P_T2_A24_15_BB38	BB38	SFP_LOS_LS	39
IO_L18N_T2_A23_15_BB39	BB39	FLASH_A23	35
IO_L19P_T3_A22_15_BA39	BA39	FLASH_A22	35
IO_L19N_T3_A21_VREF_15_BA40	BA40	FLASH_A21	35
IO_L20P_T3_A20_15_AT41	AT41	FLASH_A20	35
IO_L20N_T3_A19_15_AU42	AU42	FLASH_A19	35
IO_L21P_T3_DQS_15_AY42	AY42	IIC_MUX_RESET_B_LS	39
IO_L21N_T3_DQS_A18_15_BA42	BA42	FLASH_A18	35
IO_L22P_T3_A17_15_AU41	AU41	FLASH_A17	35
IO_L22N_T3_A16_15_AV41	AV41	FLASH_A16	35
IO_L23P_T3_FOE_B_15_BA41	BA41	FLASH_OE_B	35
IO_L23N_T3_FWE_B_15_BB41	BB41	FLASH_FWE_B	35
IO_L24P_T3_RS1_15_AW41	AW41	FLASH_A25	35,36
IO_L24N_T3_RS0_15_AW42	AW42	FLASH_A24	35,36
IO_25_VRP_15_AU37	AU37	VRP_15	4



U1 SOC\_V7\_485T\_FF1761\_IRON



### FPGA Banks 14, 15



Title: FPGA Banks 14, 15  
SCHEM, ROHS COMPLIANT  
VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
PCB P/N: 1280586  
SCH P/N: 0381418

Date:	4-4-2012_15:26	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	4 of 57	Drawn By	BF

### BANK 16 XC7VX485TFFG1761

IO_0_VRN_16_Y34	Y34	NC		
IO_L1P_T0_16_AF35	AF35	FMC2 HPC HA14 P	28	
IO_L1N_T0_16_AF36	AF36	FMC2 HPC HA14 N	28	
IO_L2P_T0_16_AE37	AE37	FMC2 HPC HA15 P	27	
IO_L2N_T0_16_AF37	AF37	FMC2 HPC HA15 N	27	
IO_L3P_T0_DQS_16_AF34	AF34	FMC2 HPC HA12 P	27	
IO_L3N_T0_DQS_16_AG34	AG34	FMC2 HPC HA12 N	27	
IO_L4P_T0_16_AD36	AD36	FMC2 HPC HA20 P	27	
IO_L4N_T0_16_AD37	AD37	FMC2 HPC HA20 N	27	
IO_L5P_T0_16_AC35	AC35	FMC2 HPC HA19 P	27	
IO_L5N_T0_16_AC36	AC36	FMC2 HPC HA19 N	27	
IO_L6P_T0_16_AG36	AG36	FMC2 HPC HA16 P	27	
IO_L6N_T0_VREF_16_AH36	AH36	FMC2 HPC HA16 N	27	
IO_L7P_T1_16_Y37	Y37	FMC2 HPC HA23 P	28	
IO_L7N_T1_16_AA37	AA37	FMC2 HPC HA23 N	28	
IO_L8P_T1_16_Y35	Y35	FMC2 HPC HA22 P	28	
IO_L8N_T1_16_AA36	AA36	FMC2 HPC HA22 N	28	
IO_L9P_T1_DQS_16_AB36	AB36	FMC2 HPC HA18 P	28	
IO_L9N_T1_DQS_16_AB37	AB37	FMC2 HPC HA18 N	28	
IO_L10P_T1_16_AA34	AA34	FMC2 HPC HA21 P	28	
IO_L10N_T1_16_AA35	AA35	FMC2 HPC HA21 N	28	
IO_L11P_T1_SRCC_16_AB31	AB31	FMC2 HPC HA06 P	28	
IO_L11N_T1_SRCC_16_AB32	AB32	FMC2 HPC HA06 N	28	
IO_L12P_T1_MRCC_16_AB33	AB33	FMC2 HPC HA00 CC P	27	
IO_L12N_T1_MRCC_16_AC33	AC33	FMC2 HPC HA00 CC N	27	
IO_L13P_T2_MRCC_16_AD32	AD32	FMC2 HPC HA01 CC P	27	
IO_L13N_T2_MRCC_16_AD33	AD33	FMC2 HPC HA01 CC N	27	
IO_L14P_T2_SRCC_16_AC34	AC34	FMC2 HPC HA17 CC P	28	
IO_L14N_T2_SRCC_16_AD35	AD35	FMC2 HPC HA17 CC N	28	
IO_L15P_T2_DQS_16_AE32	AE32	FMC2 HPC HA13 P	27	
IO_L15N_T2_DQS_16_AE33	AE33	FMC2 HPC HA13 N	27	
IO_L16P_T2_16_AF31	AF31	FMC2 HPC HA10 P	28	
IO_L16N_T2_16_AF32	AF32	FMC2 HPC HA10 N	28	
IO_L17P_T2_16_AE34	AE34	FMC2 HPC HA11 P	28	
IO_L17N_T2_16_AE35	AE35	FMC2 HPC HA11 N	28	
IO_L18P_T2_16_AE29	AE29	FMC2 HPC HA09 P	27	
IO_L18N_T2_16_AE30	AE30	FMC2 HPC HA09 N	27	
IO_L19P_T3_16_Y32	Y32	FMC2 HPC HA05 P	27	
IO_L19N_T3_VREF_16_Y33	Y33	FMC2 HPC HA05 N	27	
IO_L20P_T3_16_AC31	AC31	FMC2 HPC HA07 P	28	
IO_L20N_T3_16_AD31	AD31	FMC2 HPC HA07 N	28	
IO_L21P_T3_DQS_16_AA31	AA31	FMC2 HPC HA08 P	27	
IO_L21N_T3_DQS_16_AA32	AA32	FMC2 HPC HA08 N	27	
IO_L22P_T3_16_AC30	AC30	FMC2 HPC HA02 P	28	
IO_L22N_T3_16_AD30	AD30	FMC2 HPC HA02 N	28	
IO_L23P_T3_16_AA29	AA29	FMC2 HPC HA03 P	28	
IO_L23N_T3_16_AA30	AA30	FMC2 HPC HA03 N	28	
IO_L24P_T3_16_AB29	AB29	FMC2 HPC HA04 P	27	
IO_L24N_T3_16_AC29	AC29	FMC2 HPC HA04 N	27	
IO_25_VRP_16_AB34	AB34	NC		

VADJ\_FPGA

AA33	VCCO_16_AA33
AB30	VCCO_16_AB30
AD34	VCCO_16_AD34
AE31	VCCO_16_AE31
AG35	VCCO_16_AG35
Y36	VCCO_16_Y36

U1

SOC\_V7\_485T\_FF1761\_IRON

### BANK 17 XC7VX485TFFG1761

IO_0_VRN_17_Y38	Y38	NC		
IO_L1P_T0_17_AB41	AB41	FMC2 HPC LA10 P	26	
IO_L1N_T0_17_AB42	AB42	FMC2 HPC LA10 N	26	
IO_L2P_T0_17_W40	W40	FMC2 HPC LA13 P	26	
IO_L2N_T0_17_Y40	Y40	FMC2 HPC LA13 N	26	
IO_L3P_T0_DQS_17_Y39	Y39	FMC2 HPC LA12 P	27	
IO_L3N_T0_DQS_17_AA39	AA39	FMC2 HPC LA12 N	27	
IO_L4P_T0_17_Y42	Y42	FMC2 HPC LA11 P	28	
IO_L4N_T0_17_AA42	AA42	FMC2 HPC LA11 N	28	
IO_L5P_T0_17_AB38	AB38	FMC2 HPC LA14 P	26	
IO_L5N_T0_17_AB39	AB39	FMC2 HPC LA14 N	26	
IO_L6P_T0_17_AA40	AA40	NC		
IO_L6N_T0_VREF_17_AA41	AA41	NC		
IO_L7P_T1_17_AC38	AC38	FMC2 HPC LA15 P	28	
IO_L7N_T1_17_AC39	AC39	FMC2 HPC LA15 N	28	
IO_L8P_T1_17_AD42	AD42	FMC2 HPC LA08 P	27	
IO_L8N_T1_17_AE42	AE42	FMC2 HPC LA08 N	27	
IO_L9P_T1_DQS_17_AD38	AD38	FMC2 HPC LA06 P	26	
IO_L9N_T1_DQS_17_AE38	AE38	FMC2 HPC LA06 N	26	
IO_L10P_T1_17_AC40	AC40	FMC2 HPC LA07 P	28	
IO_L10N_T1_17_AC41	AC41	FMC2 HPC LA07 N	28	
IO_L11P_T1_SRCC_17_AE39	AE39	NC		
IO_L11N_T1_SRCC_17_AE40	AE40	NC		
IO_L12P_T1_MRCC_17_AD40	AD40	FMC2 HPC LA00 CC P	27	
IO_L12N_T1_MRCC_17_AD41	AD41	FMC2 HPC LA00 CC N	27	
IO_L13P_T2_MRCC_17_AF39	AF39	FMC2 HPC CLK0 M2C P	28	
IO_L13N_T2_MRCC_17_AF40	AF40	FMC2 HPC CLK0 M2C N	28	
IO_L14P_T2_SRCC_17_AF41	AF41	FMC2 HPC LA01 CC P	26	
IO_L14N_T2_SRCC_17_AG41	AG41	FMC2 HPC LA01 CC N	26	
IO_L15P_T2_DQS_17_AG39	AG39	NC		
IO_L15N_T2_DQS_17_AH39	AH39	NC		
IO_L16P_T2_17_AF42	AF42	FMC2 HPC LA05 P	26	
IO_L16N_T2_17_AG42	AG42	FMC2 HPC LA05 N	26	
IO_L17P_T2_17_AG38	AG38	NC		
IO_L17N_T2_17_AH38	AH38	NC		
IO_L18P_T2_17_AJ38	AJ38	FMC2 HPC LA09 P	26	
IO_L18N_T2_17_AK38	AK38	FMC2 HPC LA09 N	26	
IO_L19P_T3_17_AK40	AK40	NC		
IO_L19N_T3_VREF_17_AL40	AL40	NC		
IO_L20P_T3_17_AH40	AH40	NC		
IO_L20N_T3_17_AH41	AH41	NC		
IO_L21P_T3_DQS_17_AL41	AL41	FMC2 HPC LA04 P	28	
IO_L21N_T3_DQS_17_AL42	AL42	FMC2 HPC LA04 N	28	
IO_L22P_T3_17_AJ40	AJ40	FMC2 HPC LA16 P	27	
IO_L22N_T3_17_AJ41	AJ41	FMC2 HPC LA16 N	27	
IO_L23P_T3_17_AK39	AK39	FMC2 HPC LA02 P	28	
IO_L23N_T3_17_AL39	AL39	FMC2 HPC LA02 N	28	
IO_L24P_T3_17_AJ42	AJ42	FMC2 HPC LA03 P	27	
IO_L24N_T3_17_AK42	AK42	FMC2 HPC LA03 N	27	
IO_25_VRP_17_AG37	AG37	NC		

VADJ\_FPGA

AB40	VCCO_17_AB40
AC37	VCCO_17_AC37
AE41	VCCO_17_AE41
AF38	VCCO_17_AF38
AH42	VCCO_17_AH42
AJ39	VCCO_17_AJ39

U1

SOC\_V7\_485T\_FF1761\_IRON

### FPGA Banks 16, 17



Title: FPGA Banks 16, 17  
SCHEM, ROHS COMPLIANT  
VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
PCB P/N: 1280586  
SCH P/N: 0381418


Date: 4-4-2012\_15:26 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 5 of 57 Drawn By BF

### BANK 18 XC7VX485TFFG1761


IO_0_VRN_18_N35	N35	NC	
IO_L1P_T0_18_T34	T34	NC	
IO_L1N_T0_18_R35	R35	NC	
IO_L2P_T0_18_N33	N33	FMC2 HPC LA26 P	26
IO_L2N_T0_18_N34	N34	FMC2 HPC LA26 N	26
IO_L3P_T0_DQS_18_R33	R33	FMC2 HPC LA25 P	27
IO_L3N_T0_DQS_18_R34	R34	FMC2 HPC LA25 N	27
IO_L4P_T0_18_P35	P35	FMC2 HPC LA21 P	28
IO_L4N_T0_18_P36	P36	FMC2 HPC LA21 N	28
IO_L5P_T0_18_T32	T32	FMC2 HPC LA30 P	28
IO_L5N_T0_18_R32	R32	FMC2 HPC LA30 N	28
IO_L6P_T0_18_P32	P32	FMC2 HPC LA27 P	26
IO_L6N_T0_VREF_18_P33	P33	FMC2 HPC LA27 N	26
IO_L7P_T1_18_T36	T36	FMC2 HPC LA33 P	27
IO_L7N_T1_18_R37	R37	FMC2 HPC LA33 N	27
IO_L8P_T1_18_P37	P37	FMC2 HPC LA32 P	28
IO_L8N_T1_18_P38	P38	FMC2 HPC LA32 N	28
IO_L9P_T1_DQS_18_U34	U34	FMC2 HPC LA24 P	28
IO_L9N_T1_DQS_18_T35	T35	FMC2 HPC LA24 N	28
IO_L10P_T1_18_R38	R38	FMC2 HPC LA23 P	26
IO_L10N_T1_18_R39	R39	FMC2 HPC LA23 N	26
IO_L11P_T1_SRCC_18_U37	U37	FMC2 HPC LA17 CC P	26
IO_L11N_T1_SRCC_18_U38	U38	FMC2 HPC LA17 CC N	26
IO_L12P_T1_MRCC_18_U39	U39	FMC2 HPC CLK1 M2C P	27
IO_L12N_T1_MRCC_18_T39	T39	FMC2 HPC CLK1 M2C N	27
IO_L13P_T2_MRCC_18_U36	U36	FMC2 HPC LA18 CC P	26
IO_L13N_T2_MRCC_18_T37	T37	FMC2 HPC LA18 CC N	26
IO_L14P_T2_SRCC_18_V35	V35	FMC2 HPC LA28 P	28
IO_L14N_T2_SRCC_18_V36	V36	FMC2 HPC LA28 N	28
IO_L15P_T2_DQS_18_V33	V33	FMC2 HPC LA20 P	27
IO_L15N_T2_DQS_18_V34	V34	FMC2 HPC LA20 N	27
IO_L16P_T2_18_W36	W36	FMC2 HPC LA29 P	27
IO_L16N_T2_18_W37	W37	FMC2 HPC LA29 N	27
IO_L17P_T2_18_U32	U32	FMC2 HPC LA19 P	28
IO_L17N_T2_18_U33	U33	FMC2 HPC LA19 N	28
IO_L18P_T2_18_W32	W32	FMC2 HPC LA22 P	27
IO_L18N_T2_18_W33	W33	FMC2 HPC LA22 N	27
IO_L19P_T3_18_V39	V39	FMC2 HPC LA31 P	27
IO_L19N_T3_VREF_18_V40	V40	FMC2 HPC LA31 N	27
IO_L20P_T3_18_T40	T40	NC	
IO_L20N_T3_18_T41	T41	NC	
IO_L21P_T3_DQS_18_W41	W41	NC	
IO_L21N_T3_DQS_18_W42	W42	NC	
IO_L22P_T3_18_U41	U41	NC	
IO_L22N_T3_18_T42	T42	NC	
IO_L23P_T3_18_W38	W38	NC	
IO_L23N_T3_18_V38	V38	NC	
IO_L24P_T3_18_V41	V41	NC	
IO_L24N_T3_18_U42	U42	NC	
IO_25_VRP_18_W35	W35	NC	




U1 SOC\_V7\_485T\_FF1761\_IRON

### BANK 19 XC7VX485TFFG1761

IO_0_VRN_19_L36	L36	VRN_19	6
IO_L1P_T0_19_E40	E40	NC	
IO_L1N_T0_19_D40	D40	NC	
IO_L2P_T0_19_A40	A40	NC	
IO_L2N_T0_19_A41	A41	NC	
IO_L3P_T0_DQS_19_D41	D41	NC	
IO_L3N_T0_DQS_19_D42	D42	NC	
IO_L4P_T0_19_B41	B41	NC	
IO_L4N_T0_19_B42	B42	NC	
IO_L5P_T0_19_F42	F42	NC	
IO_L5N_T0_19_E42	E42	NC	
IO_L6P_T0_19_C40	C40	NC	
IO_L6N_T0_VREF_19_C41	C41	NC	
IO_L7P_T1_19_H40	H40	FMC1 HPC LA04 P	24
IO_L7N_T1_19_H41	H41	FMC1 HPC LA04 N	24
IO_L8P_T1_19_H39	H39	FMC1 HPC LA13 P	22
IO_L8N_T1_19_G39	G39	FMC1 HPC LA13 N	22
IO_L9P_T1_DQS_19_G41	G41	FMC1 HPC LA07 P	24
IO_L9N_T1_DQS_19_G42	G42	FMC1 HPC LA07 N	24
IO_L10P_T1_19_F40	F40	FMC1 HPC LA11 P	24
IO_L10N_T1_19_F41	F41	FMC1 HPC LA11 N	24
IO_L11P_T1_SRCC_19_J40	J40	FMC1 HPC LA01 CC P	22
IO_L11N_T1_SRCC_19_J41	J41	FMC1 HPC LA01 CC N	22
IO_L12P_T1_MRCC_19_K39	K39	FMC1 HPC LA00 CC P	23
IO_L12N_T1_MRCC_19_K40	K40	FMC1 HPC LA00 CC N	23
IO_L13P_T2_MRCC_19_L39	L39	FMC1 HPC CLK0 M2C P	24
IO_L13N_T2_MRCC_19_L40	L40	FMC1 HPC CLK0 M2C N	24
IO_L14P_T2_SRCC_19_M41	M41	FMC1 HPC LA05 P	22
IO_L14N_T2_SRCC_19_L41	L41	FMC1 HPC LA05 N	22
IO_L15P_T2_DQS_19_K42	K42	FMC1 HPC LA06 P	22
IO_L15N_T2_DQS_19_J42	J42	FMC1 HPC LA06 N	22
IO_L16P_T2_19_M42	M42	FMC1 HPC LA03 P	23
IO_L16N_T2_19_L42	L42	FMC1 HPC LA03 N	23
IO_L17P_T2_19_K37	K37	FMC1 HPC LA16 P	23
IO_L17N_T2_19_K38	K38	FMC1 HPC LA16 N	23
IO_L18P_T2_19_M36	M36	FMC1 HPC LA15 P	24
IO_L18N_T2_19_L37	L37	FMC1 HPC LA15 N	24
IO_L19P_T3_19_P41	P41	FMC1 HPC LA02 P	24
IO_L19N_T3_VREF_19_N41	N41	FMC1 HPC LA02 N	24
IO_L20P_T3_19_M37	M37	FMC1 HPC LA08 P	23
IO_L20N_T3_19_M38	M38	FMC1 HPC LA08 N	23
IO_L21P_T3_DQS_19_R42	R42	FMC1 HPC LA09 P	22
IO_L21N_T3_DQS_19_P42	P42	FMC1 HPC LA09 N	22
IO_L22P_T3_19_N38	N38	FMC1 HPC LA10 P	22
IO_L22N_T3_19_M39	M39	FMC1 HPC LA10 N	22
IO_L23P_T3_19_R40	R40	FMC1 HPC LA12 P	23
IO_L23N_T3_19_P40	P40	FMC1 HPC LA12 N	23
IO_L24P_T3_19_N39	N39	FMC1 HPC LA14 P	22
IO_L24N_T3_19_N40	N40	FMC1 HPC LA14 N	22
IO_25_VRP_19_N36	N36	VRP_19	6



U1 SOC\_V7\_485T\_FF1761\_IRON



### FPGA Banks 18, 19



Title: FPGA Banks 18, 19  
 SCHEM, ROHS COMPLIANT  
 VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
 PCB P/N: 1280586  
 SCH P/N: 0381418

Date:	4-4-2012_15:26	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	6 of 57	Drawn By	BF

SOC\_V7\_485T\_FF1761\_IRON

**BANK 33**  
**XC7VX485TFFG1761**

IO_0_VRN_33	AL24	VRN_33	7
IO_L1P_T0_33	AJ23	HDMI R D11	43
IO_L1N_T0_33	AK23	HDMI R D10	43
IO_L2P_T0_33	AK20	HDMI R D9	43
IO_L2N_T0_33	AL20	HDMI R D8	43
IO_L3P_T0_DQS_33	AJ22	HDMI R D7	43
IO_L3N_T0_DQS_33	AK22	HDMI R D6	43
IO_L4P_T0_33	AL21	HDMI R D5	43
IO_L4N_T0_33	AM21	HDMI R D4	43
IO_L5P_T0_33	AJ21	HDMI R D3	43
IO_L5N_T0_33	AJ20	HDMI R D2	43
IO_L6P_T0_33	AL22	HDMI R D1	43
IO_L6N_T0_VREF_33	AM22	HDMI R D0	43
IO_L7P_T1_33	AM24	HDMI INT	42
IO_L7N_T1_33	AN24	HDMI R D17	43
IO_L8P_T1_33	AM23	HDMI R D16	43
IO_L8N_T1_33	AN23	HDMI R D15	43
IO_L9P_T1_DQS_33	AP23	HDMI R D14	43
IO_L9N_T1_DQS_33	AP22	HDMI R D13	43
IO_L10P_T1_33	AN21	HDMI R D12	43
IO_L10N_T1_33	AP21	HDMI R DE	43
IO_L11P_T1_SRCC_33	AR23	HDMI R SPDIF	43
IO_L11N_T1_SRCC_33	AR22	HDMI SPDIF OUT LS	39
IO_L12P_T1_MRCC_33	AT22	HDMI R VSYNC	43
IO_L12N_T1_MRCC_33	AU22	HDMI R HSYNC	43
IO_L13P_T2_MRCC_33	AU23	HDMI R CLK	43
IO_L13N_T2_MRCC_33	AV23	HDMI R D35	43
IO_L14P_T2_SRCC_33	AW23	HDMI R D34	43
IO_L14N_T2_SRCC_33	AW22	HDMI R D33	43
IO_L15P_T2_DQS_33	AT21	HDMI R D32	43
IO_L15N_T2_DQS_33	AU21	HDMI R D31	43
IO_L16P_T2_33	AR24	HDMI R D30	43
IO_L16N_T2_33	AT24	HDMI R D29	43
IO_L17P_T2_33	AV21	HDMI R D28	43
IO_L17N_T2_33	AW21	HDMI R D27	43
IO_L18P_T2_33	AU24	HDMI R D26	43
IO_L18N_T2_33	AV24	HDMI R D25	43
IO_L19P_T3_33	AY23	HDMI R D24	43
IO_L19N_T3_VREF_33	AY22	HDMI R D23	43
IO_L20P_T3_33	AY25	HDMI R D22	43
IO_L20N_T3_33	BA25	HDMI R D21	43
IO_L21P_T3_DQS_33	BA22	HDMI R D20	43
IO_L21N_T3_DQS_33	BB22	HDMI R D19	43
IO_L22P_T3_33	AY24	HDMI R D18	43
IO_L22N_T3_33	BA24	NC	
IO_L23P_T3_33	BA21	XADC GPIO 0	40
IO_L23N_T3_33	BB21	XADC GPIO 1	40
IO_L24P_T3_33	BB24	XADC GPIO 2	40
IO_L24N_T3_33	BB23	XADC GPIO 3	40
IO_L25_VRP_33	AN20	VRP_33	7


VCC1V8\_FPGA

AL23	VCCO_33_AL23
AM20	VCCO_33_AM20
AP24	VCCO_33_AP24
AR21	VCCO_33_AR21
AV22	VCCO_33_AV22
BA23	VCCO_33_BA23

U1


SOC\_V7\_485T\_FF1761\_IRON

VCC1V8\_FPGA



7 VRN\_33

7 VRP\_33



**FPGA Bank 33**



Title: FPGA Bank 33  
SCHEM, ROHS COMPLIANT  
VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
PCB P/N: 1280586  
SCH P/N: 0381418

Date: 4-4-2012\_15:26 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 7 of 57 Drawn By BF

SOC\_V7\_485T\_FF1761\_IRON

### BANK 34 XC7VX485TFFG1761


IO_0_VRN_34_R29	R29	VRN_34	8
IO_L1P_T0_34_K35	K35	NC	
IO_L1N_T0_34_J35	J35	NC	
IO_L2P_T0_34_J32	J32	NC	
IO_L2N_T0_34_J33	J33	NC	
IO_L3P_T0_DQS_34_K33	K33	NC	
IO_L3N_T0_DQS_34_K34	K34	NC	
IO_L4P_T0_34_L34	L34	NC	
IO_L4N_T0_34_L35	L35	NC	
IO_L5P_T0_34_M33	M33	NC	
IO_L5N_T0_34_M34	M34	NC	
IO_L6P_T0_34_H34	H34	NC	
IO_L6N_T0_VREF_34_H35	H35	NC	
IO_L7P_T1_34_K29	K29	FMC1_HPC_LA25_P	23
IO_L7N_T1_34_K30	K30	FMC1_HPC_LA25_N	23
IO_L8P_T1_34_J30	J30	FMC1_HPC_LA26_P	22
IO_L8N_T1_34_H30	H30	FMC1_HPC_LA26_N	22
IO_L9P_T1_DQS_34_L29	L29	FMC1_HPC_LA28_P	24
IO_L9N_T1_DQS_34_L30	L30	FMC1_HPC_LA28_N	24
IO_L10P_T1_34_J31	J31	FMC1_HPC_LA27_P	22
IO_L10N_T1_34_H31	H31	FMC1_HPC_LA27_N	22
IO_L11P_T1_SRCC_34_M32	M32	FMC1_HPC_LA18_CC_P	22
IO_L11N_T1_SRCC_34_L32	L32	FMC1_HPC_LA18_CC_N	22
IO_L12P_T1_MRCC_34_L31	L31	FMC1_HPC_LA17_CC_P	22
IO_L12N_T1_MRCC_34_K32	K32	FMC1_HPC_LA17_CC_N	22
IO_L13P_T2_MRCC_34_N30	N30	FMC1_HPC_CLK1_M2C_P	23
IO_L13N_T2_MRCC_34_M31	M31	FMC1_HPC_CLK1_M2C_N	23
IO_L14P_T2_SRCC_34_P30	P30	FMC1_HPC_LA23_P	22
IO_L14N_T2_SRCC_34_N31	N31	FMC1_HPC_LA23_N	22
IO_L15P_T2_DQS_34_M28	M28	FMC1_HPC_LA31_P	23
IO_L15N_T2_DQS_34_M29	M29	FMC1_HPC_LA31_N	23
IO_L16P_T2_34_R28	R28	FMC1_HPC_LA22_P	23
IO_L16N_T2_34_P28	P28	FMC1_HPC_LA22_N	23
IO_L17P_T2_34_N28	N28	FMC1_HPC_LA21_P	24
IO_L17N_T2_34_N29	N29	FMC1_HPC_LA21_N	24
IO_L18P_T2_34_R30	R30	FMC1_HPC_LA24_P	24
IO_L18N_T2_34_P31	P31	FMC1_HPC_LA24_N	24
IO_L19P_T3_34_U31	U31	FMC1_HPC_LA33_P	23
IO_L19N_T3_VREF_34_T31	T31	FMC1_HPC_LA33_N	23
IO_L20P_T3_34_V30	V30	FMC1_HPC_LA30_P	24
IO_L20N_T3_34_V31	V31	FMC1_HPC_LA30_N	24
IO_L21P_T3_DQS_34_T29	T29	FMC1_HPC_LA29_P	23
IO_L21N_T3_DQS_34_T30	T30	FMC1_HPC_LA29_N	23
IO_L22P_T3_34_W30	W30	FMC1_HPC_LA19_P	24
IO_L22N_T3_34_W31	W31	FMC1_HPC_LA19_N	24
IO_L23P_T3_34_V29	V29	FMC1_HPC_LA32_P	24
IO_L23N_T3_34_U29	U29	FMC1_HPC_LA32_N	24
IO_L24P_T3_34_Y29	Y29	FMC1_HPC_LA20_P	23
IO_L24N_T3_34_Y30	Y30	FMC1_HPC_LA20_N	23
IO_25_VRP_34_U28	U28	VRP_34	8

VADJ\_FPGA

H32	VCCO_34_H32
L33	VCCO_34_L33
M30	VCCO_34_M30
R31	VCCO_34_R31
T28	VCCO_34_T28
W29	VCCO_34_W29

U1

SOC\_V7\_485T\_FF1761\_IRON



SOC\_V7\_485T\_FF1761\_IRON

### BANK 35 XC7VX485TFFG1761

IO_0_VRN_35_G31	G31	NC	23
IO_L1P_T0_AD4P_35_B36	B36	FMC1_HPC_HA13_P	23
IO_L1N_T0_AD4N_35_A37	A37	FMC1_HPC_HA13_N	23
IO_L2P_T0_AD12P_35_B34	B34	FMC1_HPC_HA20_P	23
IO_L2N_T0_AD12N_35_A34	A34	FMC1_HPC_HA20_N	23
IO_L3P_T0_DQS_AD5P_35_B39	B39	FMC1_HPC_HA16_P	23
IO_L3N_T0_DQS_AD5N_35_A39	A39	FMC1_HPC_HA16_N	23
IO_L4P_T0_35_A35	A35	FMC1_HPC_HA23_P	24
IO_L4N_T0_35_A36	A36	FMC1_HPC_HA23_N	24
IO_L5P_T0_AD13P_35_C38	C38	FMC1_HPC_HA07_P	24
IO_L5N_T0_AD13N_35_C39	C39	FMC1_HPC_HA07_N	24
IO_L6P_T0_35_B37	B37	FMC1_HPC_HA12_P	23
IO_L6N_T0_VREF_35_B38	B38	FMC1_HPC_HA12_N	23
IO_L7P_T1_AD6P_35_E32	E32	FMC1_HPC_HA09_P	23
IO_L7N_T1_AD6N_35_D32	D32	FMC1_HPC_HA09_N	23
IO_L8P_T1_AD14P_35_B32	B32	FMC1_HPC_HA19_P	23
IO_L8N_T1_AD14N_35_B33	B33	FMC1_HPC_HA19_N	23
IO_L9P_T1_DQS_AD7P_35_E33	E33	FMC1_HPC_HA02_P	24
IO_L9N_T1_DQS_AD7N_35_D33	D33	FMC1_HPC_HA02_N	24
IO_L10P_T1_AD15P_35_C33	C33	FMC1_HPC_HA15_P	23
IO_L10N_T1_AD15N_35_C34	C34	FMC1_HPC_HA15_N	23
IO_L11P_T1_SRCC_35_D35	D35	FMC1_HPC_HA01_CC_P	23
IO_L11N_T1_SRCC_35_D36	D36	FMC1_HPC_HA01_CC_N	23
IO_L12P_T1_MRCC_35_C35	C35	FMC1_HPC_HA17_CC_P	24
IO_L12N_T1_MRCC_35_C36	C36	FMC1_HPC_HA17_CC_N	24
IO_L13P_T2_MRCC_35_E34	E34	FMC1_HPC_HA00_CC_P	23
IO_L13N_T2_MRCC_35_E35	E35	FMC1_HPC_HA00_CC_N	23
IO_L14P_T2_SRCC_35_D37	D37	FMC1_HPC_HA21_P	24
IO_L14N_T2_SRCC_35_D38	D38	FMC1_HPC_HA21_N	24
IO_L15P_T2_DQS_35_G32	G32	FMC1_HPC_HA05_P	23
IO_L15N_T2_DQS_35_F32	F32	FMC1_HPC_HA05_N	23
IO_L16P_T2_35_F36	F36	FMC1_HPC_HA22_P	24
IO_L16N_T2_35_F37	F37	FMC1_HPC_HA22_N	24
IO_L17P_T2_35_F34	F34	FMC1_HPC_HA04_P	23
IO_L17N_T2_35_F35	F35	FMC1_HPC_HA04_N	23
IO_L18P_T2_35_H33	H33	FMC1_HPC_HA03_P	24
IO_L18N_T2_35_G33	G33	FMC1_HPC_HA03_N	24
IO_L19P_T3_35_E37	E37	FMC1_HPC_HA14_P	24
IO_L19N_T3_VREF_35_E38	E38	FMC1_HPC_HA14_N	24
IO_L20P_T3_35_G36	G36	FMC1_HPC_HA06_P	24
IO_L20N_T3_35_G37	G37	FMC1_HPC_HA06_N	24
IO_L21P_T3_DQS_35_F39	F39	FMC1_HPC_HA18_P	24
IO_L21N_T3_DQS_35_E39	E39	FMC1_HPC_HA18_N	24
IO_L22P_T3_35_J37	J37	FMC1_HPC_HA11_P	24
IO_L22N_T3_35_J38	J38	FMC1_HPC_HA11_N	24
IO_L23P_T3_35_H38	H38	FMC1_HPC_HA10_P	24
IO_L23N_T3_35_G38	G38	FMC1_HPC_HA10_N	24
IO_L24P_T3_35_J36	J36	FMC1_HPC_HA08_P	23
IO_L24N_T3_35_H36	H36	FMC1_HPC_HA08_N	23
IO_25_VRP_35_G34	G34	NC	23

VADJ\_FPGA

A33	VCCO_35_A33
C37	VCCO_35_C37
D34	VCCO_35_D34
E31	VCCO_35_E31
F38	VCCO_35_F38
G35	VCCO_35_G35
K36	VCCO_35_K36

U1

SOC\_V7\_485T\_FF1761\_IRON

### FPGA Banks 34, 35



Title: FPGA Banks 34, 35  
 SCHEM, ROHS COMPLIANT  
 VC707 EVALUATION PLATFORM


ASSY P/N: 0431663  
 PCB P/N: 1280586  
 SCH P/N: 0381418

Date:	4-4-2012_15:26	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	8 of 57	Drawn By	BF



### BANK 36 XC7VX485TFFG1761



IO_0_VRN_36_M23	M23	NC	
IO_L1P_T0_36_H24	H24	FMCL_HPC_HB04_P	23
IO_L1N_T0_36_G24	G24	FMCL_HPC_HB04_N	23
IO_L2P_T0_36_J21	J21	FMCL_HPC_HB14_P	24
IO_L2N_T0_36_H21	H21	FMCL_HPC_HB14_N	24
IO_L3P_T0_DQS_36_H25	H25	FMCL_HPC_HB08_P	23
IO_L3N_T0_DQS_36_H26	H26	FMCL_HPC_HB08_N	23
IO_L4P_T0_36_G21	G21	FMCL_HPC_HB18_P	24
IO_L4N_T0_36_G22	G22	FMCL_HPC_HB18_N	24
IO_L5P_T0_36_G26	G26	FMCL_HPC_HB07_P	24
IO_L5N_T0_36_G27	G27	FMCL_HPC_HB07_N	24
IO_L6P_T0_36_H23	H23	FMCL_HPC_HB09_P	23
IO_L6N_T0_VREF_36_G23	G23	FMCL_HPC_HB09_N	23
IO_L7P_T1_36_G28	G28	FMCL_HPC_HB03_P	23
IO_L7N_T1_36_G29	G29	FMCL_HPC_HB03_N	23
IO_L8P_T1_36_K28	K28	FMCL_HPC_HB02_P	23
IO_L8N_T1_36_J28	J28	FMCL_HPC_HB02_N	23
IO_L9P_T1_DQS_36_H28	H28	FMCL_HPC_HB01_P	24
IO_L9N_T1_DQS_36_H29	H29	FMCL_HPC_HB01_N	24
IO_L10P_T1_36_K27	K27	FMCL_HPC_HB05_P	23
IO_L10N_T1_36_J27	J27	FMCL_HPC_HB05_N	23
IO_L11P_T1_SRCC_36_K24	K24	FMCL_HPC_HB12_P	23
IO_L11N_T1_SRCC_36_K25	K25	FMCL_HPC_HB12_N	23
IO_L12P_T1_MRCC_36_J25	J25	FMCL_HPC_HB00_CC_P	24
IO_L12N_T1_MRCC_36_J26	J26	FMCL_HPC_HB00_CC_N	24
IO_L13P_T2_MRCC_36_M24	M24	FMCL_HPC_HB17_CC_P	24
IO_L13N_T2_MRCC_36_L24	L24	FMCL_HPC_HB17_CC_N	24
IO_L14P_T2_SRCC_36_K23	K23	FMCL_HPC_HB06_CC_P	24
IO_L14N_T2_SRCC_36_J23	J23	FMCL_HPC_HB06_CC_N	24
IO_L15P_T2_DQS_36_M22	M22	FMCL_HPC_HB10_P	24
IO_L15N_T2_DQS_36_L22	L22	FMCL_HPC_HB10_N	24
IO_L16P_T2_36_L25	L25	FMCL_HPC_HB19_P	23
IO_L16N_T2_36_L26	L26	FMCL_HPC_HB19_N	23
IO_L17P_T2_36_K22	K22	FMCL_HPC_HB11_P	24
IO_L17N_T2_36_J22	J22	FMCL_HPC_HB11_N	24
IO_L18P_T2_36_M21	M21	FMCL_HPC_HB15_P	24
IO_L18N_T2_36_L21	L21	FMCL_HPC_HB15_N	24
IO_L19P_T3_36_P21	P21	FMCL_HPC_HB20_P	23
IO_L19N_T3_VREF_36_N21	N21	FMCL_HPC_HB20_N	23
IO_L20P_T3_36_P25	P25	FMCL_HPC_HB13_P	23
IO_L20N_T3_36_P26	P26	FMCL_HPC_HB13_N	23
IO_L21P_T3_DQS_36_P22	P22	FMCL_HPC_HB21_P	23
IO_L21N_T3_DQS_36_P23	P23	FMCL_HPC_HB21_N	23
IO_L22P_T3_36_N25	N25	FMCL_HPC_HB16_P	23
IO_L22N_T3_36_N26	N26	FMCL_HPC_HB16_N	23
IO_L23P_T3_36_N23	N23	NC	
IO_L23N_T3_36_N24	N24	NC	
IO_L24P_T3_36_M27	M27	NC	
IO_L24N_T3_36_L27	L27	NC	
IO_25_VRP_36_M26	M26	NC	




U1 SOC\_V7\_485T\_FF1761\_IRON

### BANK 37 XC7VX485TFFG1761

IO_0_VRN_37_F21	F21	VRN_37	9
IO_L1P_T0_37_A24	A24	DDR3_D32	21
IO_L1N_T0_37_A25	A25	DDR3_D38	21
IO_L2P_T0_37_B22	B22	DDR3_D37	21
IO_L2N_T0_37_A22	A22	DDR3_D36	21
IO_L3P_T0_DQS_37_A26	A26	DDR3_DQS4_P	21
IO_L3N_T0_DQS_37_A27	A27	DDR3_DQS4_N	21
IO_L4P_T0_37_C23	C23	DDR3_DM4	21
IO_L4N_T0_37_B23	B23	DDR3_D33	21
IO_L5P_T0_37_B26	B26	DDR3_D35	21
IO_L5N_T0_37_B27	B27	DDR3_D34	21
IO_L6P_T0_37_C24	C24	DDR3_D39	21
IO_L6N_T0_VREF_37_B24	B24		
IO_L7P_T1_37_E23	E23	DDR3_D44	21
IO_L7N_T1_37_E24	E24	DDR3_D40	21
IO_L8P_T1_37_F22	F22	DDR3_D46	21
IO_L8N_T1_37_E22	E22	DDR3_D47	21
IO_L9P_T1_DQS_37_F25	F25	DDR3_DQS5_P	21
IO_L9N_T1_DQS_37_E25	E25	DDR3_DQS5_N	21
IO_L10P_T1_37_D22	D22	DDR3_D45	21
IO_L10N_T1_37_D23	D23	DDR3_D41	21
IO_L11P_T1_SRCC_37_D25	D25	DDR3_DM5	21
IO_L11N_T1_SRCC_37_D26	D26	DDR3_D42	21
IO_L12P_T1_MRCC_37_C25	C25	DDR3_D43	21
IO_L12N_T1_MRCC_37_C26	C26	NC	
IO_L13P_T2_MRCC_37_D27	D27	DDR3_D49	21
IO_L13N_T2_MRCC_37_D28	D28	DDR3_D52	21
IO_L14P_T2_SRCC_37_C28	C28	DDR3_D51	21
IO_L14N_T2_SRCC_37_C29	C29	DDR3_RESET_B	21
IO_L15P_T2_DQS_37_B28	B28	DDR3_DQS6_P	21
IO_L15N_T2_DQS_37_B29	B29	DDR3_DQS6_N	21
IO_L16P_T2_37_A31	A31	DDR3_D54	21
IO_L16N_T2_37_A32	A32	DDR3_D55	21
IO_L17P_T2_37_A29	A29	DDR3_D50	21
IO_L17N_T2_37_A30	A30	DDR3_D48	21
IO_L18P_T2_37_C31	C31	DDR3_DM6	21
IO_L18N_T2_37_B31	B31	DDR3_D53	21
IO_L19P_T3_37_E30	E30	DDR3_D56	21
IO_L19N_T3_VREF_37_D31	D31		
IO_L20P_T3_37_D30	D30	DDR3_D63	21
IO_L20N_T3_37_C30	C30	DDR3_D60	21
IO_L21P_T3_DQS_37_E27	E27	DDR3_DQS7_P	21
IO_L21N_T3_DQS_37_E28	E28	DDR3_DQS7_N	21
IO_L22P_T3_37_F29	F29	DDR3_D57	21
IO_L22N_T3_37_E29	E29	DDR3_D61	21
IO_L23P_T3_37_F26	F26	DDR3_D62	21
IO_L23N_T3_37_F27	F27	DDR3_D59	21
IO_L24P_T3_37_F30	F30	DDR3_D58	21
IO_L24N_T3_37_F31	F31	DDR3_DM7	21
IO_25_VRP_37_F24	F24	VRP_37	9



U1 SOC\_V7\_485T\_FF1761\_IRON




### FPGA Banks 36, 37




Title: FPGA Banks 36, 37 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 9 of 57	Drawn By BF	

### BANK 38 XC7VX485TFFG1761




U1

SOC\_V7\_485T\_FF1761\_IRON




### BANK 39 XC7VX485TFFG1761



U1

SOC\_V7\_485T\_FF1761\_IRON



### FPGA Banks 38, 39



Title: FPGA Banks 38, 39  
 SCHEM, ROHS COMPLIANT  
 VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
 PCB P/N: 1280586  
 SCH P/N: 0381418

Date: 4-4-2012\_15:26 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 10 of 57 Drawn By BF

D

D

C



C

B

B

A

A



FPGA Banks 12, 32



Title: FPGA Banks 12, 32 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 11 of 57	Drawn By BF	

D

D

C

C

B

B

A

A

SOC\_V7\_485T\_FF1761\_IRON

VCC1V8\_FPGA

- AK16
- AL13
- AP14
- AR11
- AU15
- AV12
- BA13

- VCCO\_31\_AK16
- VCCO\_31\_AL13
- VCCO\_31\_AP14
- VCCO\_31\_AR11
- VCCO\_31\_AU15
- VCCO\_31\_AV12
- VCCO\_31\_BA13

**BANK 31**

**XC7VX485TFFG1761**

U1

SOC\_V7\_485T\_FF1761\_IRON

**FPGA Bank 31**



Title: FPGA Bank 31, GT Banks 111, 112      ASSY P/N: 0431663  
 SCHEM, ROHS COMPLIANT                      PCB P/N: 1280586  
 VC707 EVALUATION PLATFORM                SCH P/N: 0381418

Date: 4-4-2012\_15:26      Ver: 1.0

Sheet Size: B      Rev: 01

Sheet **12** of **57**      Drawn By **BF**

SOC\_V7\_485T\_FF1761\_IRON

**BANK 113  
XC7VX485TFFG1761**

MGTXTXP0_113_AP4	AP4	SMA MGT TX P	32
MGTXTXN0_113_AP3	AP3	SMA MGT TX N	32
MGTXRXP0_113_AN6	AN6	SMA MGT RX P	32
MGTXRXN0_113_AN5	AN5	SMA MGT RX N	32
MGTXTXP1_113_AN2	AN2	SGMII TX P	34
MGTXTXN1_113_AN1	AN1	SGMII TX N	34
MGTXRXP1_113_AM8	AM8	SGMII RX P	34
MGTXRXN1_113_AM7	AM7	SGMII RX N	34
MGTXTXP2_113_AM4	AM4	SFP TX P	31
MGTXTXN2_113_AM3	AM3	SFP TX N	31
MGTXRXP2_113_AL6	AL6	SFP RX P	31
MGTXRXN2_113_AL5	AL5	SFP RX N	31
MGTXTXP3_113_AL2	AL2	NC	
MGTXTXN3_113_AL1	AL1	NC	
MGTXRXP3_113_AJ6	AJ6	NC	
MGTXRXN3_113_AJ5	AJ5	NC	
MGTREFCLK0P_113_AH8	AH8	SGMII CLK Q0 P	32
MGTREFCLK0N_113_AH7	AH7	SGMII CLK Q0 N	32
MGTREFCLK1P_113_AK8	AK8	SMA MGT REFCLK P	32
MGTREFCLK1N_113_AK7	AK7	SMA MGT REFCLK N	32

U1

SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON

**BANK 114  
XC7VX485TFFG1761**

MGTXTXP0_114_AK4	AK4	PCIE TX7 P	30
MGTXTXN0_114_AK3	AK3	PCIE TX7 N	30
MGTXRXP0_114_AG6	AG6	PCIE RX7 P	30
MGTXRXN0_114_AG5	AG5	PCIE RX7 N	30
MGTXTXP1_114_AJ2	AJ2	PCIE TX6 P	30
MGTXTXN1_114_AJ1	AJ1	PCIE TX6 N	30
MGTXRXP1_114_AF4	AF4	PCIE RX6 P	30
MGTXRXN1_114_AF3	AF3	PCIE RX6 N	30
MGTXTXP2_114_AH4	AH4	PCIE TX5 P	30
MGTXTXN2_114_AH3	AH3	PCIE TX5 N	30
MGTXRXP2_114_AE6	AE6	PCIE RX5 P	30
MGTXRXN2_114_AE5	AE5	PCIE RX5 N	30
MGTXTXP3_114_AG2	AG2	PCIE TX4 P	30
MGTXTXN3_114_AG1	AG1	PCIE TX4 N	30
MGTXRXP3_114_AD4	AD4	PCIE RX4 P	30
MGTXRXN3_114_AD3	AD3	PCIE RX4 N	30
MGTREFCLK0P_114_AD8	AD8	SI5324 OUT C P	33
MGTREFCLK0N_114_AD7	AD7	SI5324 OUT C N	33
MGTREFCLK1P_114_AF8	AF8	NC	
MGTREFCLK1N_114_AF7	AF7	NC	

U1

SOC\_V7\_485T\_FF1761\_IRON

**FPGA GT Banks 113, 114**




Title:	FPGA GT Banks 113, 114 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM	ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
--------	--	---

Date:	4-4-2012_15:26	Ver:	1.0
-------	----------------	------	-----

Sheet Size:	B	Rev:	01
-------------	---	------	----

Sheet	<b>13</b> of <b>57</b>	Drawn By	BF
-------	------------------------	----------	----


SOC\_V7\_485T\_FF1761\_IRON



U1


SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON



U1

SOC\_V7\_485T\_FF1761\_IRON



FPGA GT Banks 115, 116



Title:	FPGA GT Banks 115, 116 SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM	ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
--------	--	---

Date:	4-4-2012_15:26	Ver:	1.0
-------	----------------	------	-----

Sheet Size:	B	Rev:	01
-------------	---	------	----

Sheet	<b>14</b> of <b>57</b>	Drawn By	BF
-------	------------------------	----------	----

### BANK 118 XC7VX485TFFG1761

MGTXTXP0_118_J2	J2	FMC1_HPC_DP4_C2M_P	22
MGTXTXN0_118_J1	J1	FMC1_HPC_DP4_C2M_N	22
MGTXRXP0_118_H8	H8	FMC1_HPC_DP4_M2C_P	22
MGTXRXP0_118_H7	H7	FMC1_HPC_DP4_M2C_N	22
MGTXTXP1_118_H4	H4	FMC1_HPC_DP5_C2M_P	22
MGTXTXN1_118_H3	H3	FMC1_HPC_DP5_C2M_N	22
MGTXRXP1_118_G6	G6	FMC1_HPC_DP5_M2C_P	22
MGTXRXP1_118_G5	G5	FMC1_HPC_DP5_M2C_N	22
MGTXTXP2_118_G2	G2	FMC1_HPC_DP6_C2M_P	22
MGTXTXN2_118_G1	G1	FMC1_HPC_DP6_C2M_N	22
MGTXRXP2_118_F8	F8	FMC1_HPC_DP6_M2C_P	22
MGTXRXP2_118_F7	F7	FMC1_HPC_DP6_M2C_N	22
MGTXTXP3_118_F4	F4	FMC1_HPC_DP7_C2M_P	22
MGTXTXN3_118_F3	F3	FMC1_HPC_DP7_C2M_N	22
MGTXRXP3_118_E6	E6	FMC1_HPC_DP7_M2C_P	22
MGTXRXP3_118_E5	E5	FMC1_HPC_DP7_M2C_N	22
MGTREFCLK0P_118_E10	E10	FMC1_HPC_GBTCLK1_M2C_C_P	15
MGTREFCLK0N_118_E9	E9	FMC1_HPC_GBTCLK1_M2C_C_N	15
MGTREFCLK1P_118_G10	G10	NC	
MGTREFCLK1N_118_G9	G9	NC	

U1


SOC\_V7\_485T\_FF1761\_IRON

### BANK 119 XC7VX485TFFG1761

MGTXTXP0_119_E2	E2	FMC1_HPC_DP0_C2M_P	22
MGTXTXN0_119_E1	E1	FMC1_HPC_DP0_C2M_N	22
MGTXRXP0_119_D8	D8	FMC1_HPC_DP0_M2C_P	22
MGTXRXP0_119_D7	D7	FMC1_HPC_DP0_M2C_N	22
MGTXTXP1_119_D4	D4	FMC1_HPC_DP1_C2M_P	22
MGTXTXN1_119_D3	D3	FMC1_HPC_DP1_C2M_N	22
MGTXRXP1_119_C6	C6	FMC1_HPC_DP1_M2C_P	22
MGTXRXP1_119_C5	C5	FMC1_HPC_DP1_M2C_N	22
MGTXTXP2_119_C2	C2	FMC1_HPC_DP2_C2M_P	22
MGTXTXN2_119_C1	C1	FMC1_HPC_DP2_C2M_N	22
MGTXRXP2_119_B8	B8	FMC1_HPC_DP2_M2C_P	22
MGTXRXP2_119_B7	B7	FMC1_HPC_DP2_M2C_N	22
MGTXTXP3_119_B4	B4	FMC1_HPC_DP3_C2M_P	22
MGTXTXN3_119_B3	B3	FMC1_HPC_DP3_C2M_N	22
MGTXRXP3_119_A6	A6	FMC1_HPC_DP3_M2C_P	22
MGTXRXP3_119_A5	A5	FMC1_HPC_DP3_M2C_N	22
MGTREFCLK0P_119_A10	A10	FMC1_HPC_GBTCLK0_M2C_C_P	15
MGTREFCLK0N_119_A9	A9	FMC1_HPC_GBTCLK0_M2C_C_N	15
MGTREFCLK1P_119_C10	C10	NC	
MGTREFCLK1N_119_C9	C9	NC	

U1

SOC\_V7\_485T\_FF1761\_IRON





### BANK 117 XC7VX485TFFG1761

MGTXTXP0_117_N2	N2	FMC2_HPC_DP0_C2M_P	26
MGTXTXN0_117_N1	N1	FMC2_HPC_DP0_C2M_N	26
MGTXRXP0_117_P8	P8	FMC2_HPC_DP0_M2C_P	26
MGTXRXP0_117_P7	P7	FMC2_HPC_DP0_M2C_N	26
MGTXTXP1_117_M4	M4	FMC2_HPC_DP1_C2M_P	26
MGTXTXN1_117_M3	M3	FMC2_HPC_DP1_C2M_N	26
MGTXRXP1_117_N6	N6	FMC2_HPC_DP1_M2C_P	26
MGTXRXP1_117_N5	N5	FMC2_HPC_DP1_M2C_N	26
MGTXTXP2_117_L2	L2	FMC2_HPC_DP2_C2M_P	26
MGTXTXN2_117_L1	L1	FMC2_HPC_DP2_C2M_N	26
MGTXRXP2_117_L6	L6	FMC2_HPC_DP2_M2C_P	26
MGTXRXP2_117_L5	L5	FMC2_HPC_DP2_M2C_N	26
MGTXTXP3_117_K4	K4	FMC2_HPC_DP3_C2M_P	26
MGTXTXN3_117_K3	K3	FMC2_HPC_DP3_C2M_N	26
MGTXRXP3_117_J6	J6	FMC2_HPC_DP3_M2C_P	26
MGTXRXP3_117_J5	J5	FMC2_HPC_DP3_M2C_N	26
MGTREFCLK0P_117_K8	K8	FMC2_HPC_GBTCLK0_M2C_C_P	15
MGTREFCLK0N_117_K7	K7	FMC2_HPC_GBTCLK0_M2C_C_N	15
MGTREFCLK1P_117_M8	M8	NC	
MGTREFCLK1N_117_M7	M7	NC	

U1

SOC\_V7\_485T\_FF1761\_IRON




### FPGA GT Banks 117, 118, 119




Title: FPGA GT Banks 117, 118, 119      ASSY P/N: 0431663  
 SCHEM, ROHS COMPLIANT      PCB P/N: 1280586  
 VC707 EVALUATION PLATFORM      SCH P/N: 0381418


Date:	4-4-2012_15:26	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	15 of 57	Drawn By	BF




U1 SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON



U1 SOC\_V7\_485T\_FF1761\_IRON



U1 SOC\_V7\_485T\_FF1761\_IRON



U1 SOC\_V7\_485T\_FF1761\_IRON


FPGA Power Pins



Title: FPGA Power Pins		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 16 of 57	Drawn By BF	




SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON




U1 SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON



U1 SOC\_V7\_485T\_FF1761\_IRON

SOC\_V7\_485T\_FF1761\_IRON



U1 SOC\_V7\_485T\_FF1761\_IRON


FPGA Power Pins



Title: FPGA Power Pins SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 17 of 57	Drawn By BF	

SOC\_V7\_485T\_FF1761\_IRON

BANK GND2  
XC7VX485TFFG1761



SOC\_V7\_485T\_FF1761\_IRON

U1


FPGA GND



Title: FPGA GND SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 18 of 57	Drawn By	BF

SOC\_V7\_485T\_FF1761\_IRON

BANK GND1  
XC7VX485TFFG1761



SOC\_V7\_485T\_FF1761\_IRON


U1

SOC\_V7\_485T\_FF1761\_IRON


SOC\_V7\_485T\_FF1761\_IRON

# BYPASS CAPACITORS


VCCINT 680uF (4)




Banks 32, 36 FMC\_VIO\_B VCCO  
100uF - 1210 (2)




Banks 16, 17, 18, 19, 34, 35  
VADJ VCCO




VCCAUX  
47uF - 1210 (1)




Banks 37, 38, 39 1.5V VCCO  
100uF - 1210 (3)











VCCAUX\_IO 100uF - 1210 (6)



Bank 0, 13, 14, 15, 33 1.8V VCCO  
100uF - 1210 (1)



VCCBRAM  
330uF (2), 4.7uf (12)



## FPGA Bypass Capacitors










Title: FPGA Bypass Capacitors  
SCHEM, ROHS COMPLIANT  
VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
PCB P/N: 1280586  
SCH P/N: 0381418

Date: 4-4-2012\_15:26 Ver: 1.0

Sheet Size: B Rev: 01


Sheet 19 of 57 Drawn By BF



JTAG Buffer, USB JTAG Module, JTAG Hdr



Title: JTAG Buffer, USB JTAG Module, JTAG Hdr ASSY P/N: 0431663 SCHEM, ROHS COMPLIANT PCB P/N: 1280586 VC707 EVALUATION PLATFORM SCH P/N: 0381418	
Date: 4-4-2012_15:26	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 20 of 57	Drawn By BF



**DDR3 SO-DIMM**

Title: DDR3 SO-DIMM SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 21 of 57	Drawn By BF	

4

3

2







1

4

3

2





1



ANSI/VITA 57.1 - Revised 2010  
FMC 1 HPC Header, Rows A, B, C, D






Title: FMC 1 HPC Header, Rows A, B, C, D		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 22 of 57	Drawn By BF	



ANSI/VITA 57.1 - Revised 2010  
 FMC 1 HPC Header, Rows E, F, G



Title: FMC 1 HPC Header, Rows E, F, G		ASSY P/N: 0431663	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586	
VC707 EVALUATION PLATFORM		SCH P/N: 0381418	
Date: 4-4-2012_15:26	Ver: 1.0		
Sheet Size: B	Rev: 01		
Sheet 23 of 57	Drawn By BF		




ANSI/VITA 57.1 - Revised 2010  
FMC 1 HPC Header, Rows H, J, K



Title: FMC 1 HPC Header, Rows H, J, K		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 24 of 57	Drawn By BF	











J35

ASP\_134486\_01

ANSI/VITA 57.1 - Revised 2010  
FMC 1 HPC Header, GND






Title: FMC 1 HPC Header, GND SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 25 of 57	Drawn By BF	



ANSI/VITA 57.1 - Revised 2010  
FMC 2 HPC Header, Rows A, B, C, D






Title: FMC 2 HPC Header, Rows A, B, C, D		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 26 of 57	Drawn By BF	



ANSI/VITA 57.1 - Revised 2010  
 FMC 2 HPC Header, Rows E, F, G



Title: FMC 2 HPC Header, Rows E, F, G		ASSY P/N: 0431663	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586	
VC707 EVALUATION PLATFORM		SCH P/N: 0381418	
Date:	4-4-2012_15:26	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	27 of 57	Drawn By	BF



ANSI/VITA 57.1 - Revised 2010  
FMC 2 HPC Header, Rows H, J, K




Title: FMC 2 HPC Header, Rows H, J, K ASSE P/N: 0431663  
SCHEM, ROHS COMPLIANT PCB P/N: 1280586  
VC707 EVALUATION PLATFORM SCH P/N: 0381418

Date: 4-4-2012\_15:26 Ver: 1.0

Sheet Size: B Rev: 01


Sheet 28 of 57 Drawn By BF




ANSI/VITA 57.1 - Revised 2010  
 FMC 2 HPC Header, GND



Title: FMC 2 HPC Header, GND SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date:	4-4-2012_15:26	Ver: 1.0
Sheet Size:	B	Rev: 01
Sheet	29 of 57	Drawn By BF




PCIE 8X Card Edge		
Title: PCIE 8X Card Edge SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 30 of 57	Drawn By BF	







**SFP+ Connector and Cage**



Title: SFP+ Connector and Cage SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet <b>31</b> of <b>57</b>	Drawn By	BF



SIT9102AI-243N25E200.0000




### Clocks and SMA Connectors



Title: Clocks and SMA Connectors SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 32 of 57	Drawn By BF	






### 5324 Clock Recovery



Title: 5324 Clock Recovery SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 33 of 57	Drawn By BF	




The PHY MDIP Pins below are Media Dependent Interface Pins (MDIP), and are all bidirectional pins.

Pin to Constant Mapping	
Pin	Bit [2:0]
VCC2V5	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
GND	000

Pin	Bit[2]	Bit[1]	Bit[0]		
CFG0	PHYADR[2]	PHYADR[1]	PHYADR[0]	111	PHYAddr "00111". Don't advertise the PAUSE bit
CFG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]	000	
CFG2	ANEG[3]	ANEG[2]	ANEG[1]	111	Auto-Neg en, advertise all caps; prefer slave. Auto crossover enabled. 125 CLK option disabled.
CFG3	ANEG[0]	ENA_XC	DIS_125	111	GMII to Cu mode. Fiber/copper auto-detect disabled. Sleep mode disabled.
CFG4	HWCFG_MD[2]	HWCFG_MD[1]	HWCFG_MD[0]	111	MDC/MDIO selected. Active LOW interrupt 50ohm SERDES option.
CFG5	DIS_FC	DIS_SLEEP	HWCFG_MD[3]	111	
CFG6	SEL_BDT	INT_POL	75/50 OHM	010	

**10/100/1000 PHY**




Title: 10/100/1000 PHY SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
PCB P/N: 1280586  
SCH P/N: 0381418

Date: 4-4-2012\_15:26 Ver: 1.0

Sheet Size: B Rev: 01


Sheet **34** of **57** Drawn By BF



**BPI FLASH**





Title: BPI FLASH SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 35 of 57	Drawn By BF	



**USB UART, EEPROM, Config DIPs**



Title: USB UART, EEPROM, Config DIPs SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 36 of 57	Drawn By BF	




### SD Card Connector













Title: SD Card Connector  
 SCHEM, ROHS COMPLIANT  
 VC707 EVALUATION PLATFORM

ASSY P/N: 0431663  
 PCB P/N: 1280586  
 SCH P/N: 0381418

Date:	4-4-2012_15:26	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	37 of 57	Drawn By	BF









LEDs near top edge



Buttons, Switches, LEDs, Rotary Encoder

Title: Buttons, Switches, LEDs, Rotary Encoder	
PCB P/N: 1280586	SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 38 of 57	Drawn By BF



LCD, Level Shifters



Title: LCD, Level Shifters SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 39 of 57	Drawn By	BF

XADC\_VCC5V0

C334  
10UF  
16V  
X5R

ADP123  
U10  
VIN VOUT  
GND EN ADJ TSOT\_5

VCCAUX

FERRITE-600  
L5

C335  
10UF  
16V  
X5R

J43  
HDR\_1X3

R293  
2.7K  
1/10W  
1%

R278  
1.00K  
1/16W  
1%

XADC\_AGND

XADC\_VN

XADC\_VAUX0P

XADC\_VAUX8N

XADC\_DXP

XADC\_VREF

XADC\_GPIO\_1

XADC\_GPIO\_3

XADC\_VP

XADC\_VAUX0N

XADC\_VAUX8P

XADC\_DXN

XADC\_VCC\_HEADER

XADC\_GPIO\_0

XADC\_GPIO\_2

J19

TST-110-01-G-D

GND

XADC\_VP\_R

C268  
1000PF  
50V  
X7R

R189

R188

XADC\_VN\_R

R184

R185

XADC\_VAUX8P\_R

XADC\_VAUX8N\_R

R187

R186

XADC\_VAUX0P\_R

XADC\_VAUX0N\_R

C270  
1000PF  
50V  
X7R

VCC5V0

XADC\_VCC5V0

FERRITE-600  
L4

J53  
HDR\_1X2

J54  
HDR\_1X3

IC VOLT REF, 1.25V

SOT23\_3

REF3012

IN OUT

GND

U35

C252  
10UF  
10V  
X5R

C65  
10UF  
10V  
X5R

J10  
HDR\_1X2

FERRITE-600  
L3

J9  
HDR\_1X2

XADC\_AGND

J42  
HDR\_1X3

XADC\_AGND

### XADC Header and Reference





Title: XADC Header and Reference SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM  
ASSY P/N: 0431663  
PCB P/N: 1280586  
SCH P/N: 0381418

Date: 4-4-2012\_15:26  
Ver: 1.0

Sheet Size: B  
Rev: 01

Sheet 40 of 57  
Drawn By BF






IIC MUX




Title: IIC MUX SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 41 of 57	Drawn By BF	




**HDMI CODEC**



Title: HDMI CODEC SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet <b>42</b> of <b>57</b>	Drawn By	BF




Place 75 ohm Rs at FPGA



**HDMI CONNECTOR**






Title: HDMI CONNECTOR SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet <b>43</b> of <b>57</b>	Drawn By	BF



**USB3320 PHY**

**XILINX**

Title: USB3320 PHY SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet <b>44</b> of <b>57</b>	Drawn By	BF




PMBUS Level-Shifter

Power Connector and switch, PMBus Header

Title: Power Connector and switch, PMBus Header	
Part No: 0431663	PCB P/N: 1280586
SCHEM, ROHS COMPLIANT	
VC707 EVALUATION PLATFORM	
SCH P/N: 0381418	
Date: 4-4-2012_15:26	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 45 of 57	Drawn By BF








**PTD08A020W 20A Max. Power Channel**



Title: PTD08A010W 20A Max. Power Channel SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet <b>47</b> of <b>57</b>	Drawn By <b>BF</b>	




**Dual 10A Max. Power Channels**



Title: Dual 10A Max. Power Channels		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet <b>48</b> of <b>57</b>	Drawn By	BF






**PTD08A010W 10A Max. Power Channel**



Title: PTD08A010W 10A Max. Power Channel		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet <b>49</b> of <b>57</b>	Drawn By	BF




VCCxxxx\_EAP/N are remote sense pairs wired back from power plane connections at FPGA





- 45, 46, 53 PMBUS\_ALERT 35
- 45, 46, 53 PMBUS\_DATA 20
- 45, 46, 53 PMBUS\_CLK 19
- 45, 46, 53 PMBUS\_CTRL 36
- 50 PWRCTL2\_TMUX0 39
- 50 PWRCTL2\_TMUX1 40
- 50 PWRCTL2\_TMUX2 54
- 50 PWRCTL2\_TEMP 7

PMBUS Addr = 53

### FPGA UCD9240 PMBus Controller #2







Title: FPGA UCD9240 PMBus Controller #2		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 50 of 57	Drawn By BF	



### Dual 10A Max. Power Channels




Title: Dual 10A Max. Power Channels		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 51 of 57	Drawn By	BF



Dual 10A Max. Power Channels



Title: Dual 10A Max. Power Channels SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 52 of 57	Drawn By BF	








VCCxxxx\_EAP/N are remote sense pairs wired back from power plane connections at FPGA

- 45, 46, 50 PMBUS\_ALERT 35
- 45, 46, 50 PMBUS\_DATA 20
- 45, 46, 50 PMBUS\_CLK 19
- 45, 46, 50 PMBUS\_CTRL 36
- 53 PWRCTL3\_TMUX0 39
- 53 PWRCTL3\_TMUX1 40
- 53 PWRCTL3\_TMUX2 54
- 53 PWRCTL3\_TEMP 7

PMBUS Addr = 54

### FPGA UCD9240 PMBus Controller #3




Title: FPGA UCD9240 PMBus Controller #3		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet <b>53</b> of <b>57</b>	Drawn By	BF



### Dual 10A Max. Power Channels





Title: Dual 10A Max. Power Channels		ASSY P/N: 0431663
SCHEM, ROHS COMPLIANT		PCB P/N: 1280586
VC707 EVALUATION PLATFORM		SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 54 of 57	Drawn By BF	



### Dual 10A Max. Power Channels



Title: Dual 10A Max. Power Channels SCHEM, ROHS COMPLIANT VC707 EVALUATION PLATFORM		ASSY P/N: 0431663 PCB P/N: 1280586 SCH P/N: 0381418
Date: 4-4-2012_15:26	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 55 of 57	Drawn By BF	



## Linear Power Supplies



Title: Linear Power Supplies  
SCHEM, ROHS COMPLIANT  
VC707 EVALUATION PLATFORM


ASSY P/N: 0431663  
PCB P/N: 1280586  
SCH P/N: 0381418

Date: 4-4-2012\_15:26 Ver: 1.0


Sheet Size: B Rev: 01

Sheet 56 of 57 Drawn By BF






MMD1




**PCIE Adapter Cable**  
PCIE\_ADAPTER\_CABLE




**Power Cord**  
PC\_POWER\_CABLE



PB1  
12v Power Brick  
PWR\_BRICK\_12V




**USB Mini-B Cable**  
USB\_MINIB\_CABLE




**USB Mini-B Cable**  
USB\_MINIB\_CABLE



12V Fan Assembly, w/TACH Output




HS1  
12VDC




MJB1 JUMPER\_BLOCK\_2-PIN MJB2 JUMPER\_BLOCK\_2-PIN MJB3 JUMPER\_BLOCK\_2-PIN MJB4 JUMPER\_BLOCK\_2-PIN




PCIE\_POWER\_STICKER



LCD Display Assembly



LCD1\_J31




LCD Display


LCD\_DISPLAY\_16X2

LCD1

**LCD Mounting HW**



STANDOFF\_10MM MACHINE\_SCREW\_M2\_5 MACHINE\_SCREW\_M2\_5 MH\_110\_135  
MSO7 MS7 MS9 MH7  
STANDOFF\_10MM MACHINE\_SCREW\_M2\_5 MACHINE\_SCREW\_M2\_5 MH\_110\_135  
MSO8 MS8 MS10 MH8  
STANDOFF\_10MM MACHINE\_SCREW\_M2\_5 MACHINE\_SCREW\_M2\_5 MH\_110\_135  
MSO9 MS12 MS11 MH9



MSO1 STANDOFF\_0P375 MRB1 RUBBER BUMPER MN1 NUT\_SS\_4-40 MS1 MACHINE\_SCREW\_4-40 MS12 MACHINE\_SCREW\_4-40 MH1 MH\_125\_250  
MSO2 STANDOFF\_0P375 MRB2 RUBBER BUMPER MN2 NUT\_SS\_4-40 MS2 MACHINE\_SCREW\_4-40 MS13 MACHINE\_SCREW\_4-40 MH2 MH\_125\_250  
MSO3 STANDOFF\_0P375 MRB3 RUBBER BUMPER MN3 NUT\_SS\_4-40 MS3 MACHINE\_SCREW\_4-40 MS14 MACHINE\_SCREW\_4-40 MH3 MH\_125\_250  
MSO4 STANDOFF\_0P375 MRB4 RUBBER BUMPER MN4 NUT\_SS\_4-40 MS4 MACHINE\_SCREW\_4-40 MS15 MACHINE\_SCREW\_4-40 MH4 MH\_125\_250  
MSO5 STANDOFF\_0P375 MRB5 RUBBER BUMPER MN5 NUT\_SS\_4-40 MS5 MACHINE\_SCREW\_4-40 MS16 MACHINE\_SCREW\_4-40 MH5 MH\_125\_250  
MSO6 STANDOFF\_0P375 MRB6 RUBBER BUMPER MN6 NUT\_SS\_4-40 MS6 MACHINE\_SCREW\_4-40 MS17 MACHINE\_SCREW\_4-40 MH6 MH\_125\_250

**Mechanical Components**

Title: Mechanical Components	
SCHEM, ROHS COMPLIANT	
VC707 EVALUATION PLATFORM	
Date: 4-4-2012_15:26	
Ver: 1.0	
Sheet Size: B	
Rev: 01	
Sheet 57 of 57	
Drawn By: BF	