

ADC32RFxx EVM GUI

Block Diagram Quick Setup ADC32RFxx **LMK04828** LMX2582 Low Level View

PLL1 Configuration PLL2 Configuration SYSREF and SYNC **Clock Outputs**

CLKout 0 and 1

FPGA Clock & SYSREF

- Group Powerdown
- Output Drive Level
- Input Drive Level

DCLK Divider
10

DCLK Source
Divider

CLKout 2 and 3

ADC Clock & SYSREF

- Group Powerdown
- Output Drive Level
- Input Drive Level

DCLK Divider
1

DCLK Source
Divider + DCC + HS

CLKout 4 and 5

Not Used

- Group Powerdown
- Output Drive Level
- Input Drive Level

DCLK Divider
20

DCLK Source
Divider

CLKout 6 and 7

Not Used

- Group Powerdown
- Output Drive Level
- Input Drive Level

DCLK Divider
8

DCLK Source
Divider


CLKout 8 and 9

Alternate clock to

- Group Powerdown
- Output Drive Level
- Input Drive Level

DCLK Divider
8

DCLK Source
Divider





ADC


DAC

ADC32RF80_LMF_882

Capture
Test Selection
Single Tone

	Value	Unit
SNR	71.474	dBFS
SFDR	89.436	dBFS
THD	82.157	dBFS
SINAD	71.215	dBFS
ENOB	11.537	Bits
Fund.	-89.436	dBFS
Phase	1.239	Rad
Next Spur	-91.679	dBFS
HD1 ¹	-89.436	dBFS
HD2	-92.975	dBFS
HD2 ²	-92.975	dBFS
HD3	-93.003	dBFS
HD3 ³	-93.003	dBFS
HD4	-93.996	dBFS
HD4 ⁴	-93.996	dBFS
N _{SD} /Hz	-152.364	dBFS/Hz

Test Parameters
 Auto Calculation of Coherent Frequencies
Analysis Window (samples)
65536
ADC Output Data Rate
122.88M
ADC Input Target Frequency
0.000000000



Firmware Version = "0.1"

TSW14J56revD Board = T825SFri

Interface Type = TSW14J56REVD_AEQ_FIRMWARE

Waiting for user input

11/9/2020 3:18:13 PM

Build - 10/18/2019

CONNECTED

Idle

TEXAS INSTRUMENTS