LMH 9226 Electrical Characteristics

Parameter	Unit	Test condition	Supplier item Supplier		
			min	type	max
Functional Requirements	Support TDD	/		Yes	
	Support Bypass	/		No	
Operating Frequency Ranges	MHz		2300		2900
Gain	dB	LNA On state		17	
		LNA Off state			
Insertion loss (Bypass on)	dB	Bypass On			
In-band ripple / any 100M	dB	/			1
Out Band Gain	dB	LNA On state			
Supply Current	А	LNA On state		0.084	0.1
		LNA Off state			0.01
Supply Voltage	V	LNA On state	3.15	3.3	3.45
		LNA Off state			
Input Power	dBm	LNA On state			25
		LNA Off state			25
Input Return Loss	dB	LNA On state, PVT		-11	
		LNA Off state, PVT			
		Bypass On, PVT			
Output Return Loss	dB	LNA On state, PVT		-12	
		LNA Off state, PVT			
		Bypass On, PVT			

Noise Factor	dB	25℃/PVT	3	
Output P1dB	dBm	LNA On state, PVT	17.5	
		Bypass On, PVT		
Output IP3	dBm	LNA On state, PVT	35	
		Bypass On, PVT		
Shutdown isolation (Pin≤20dBm) Isolation	dB	LNA Off state, PVT	3	
Differential output gain imbalance	dB	LNA On state, PVT	0.5	
Differential output phase imbalance	Deg	LNA On state, PV	4	
Reverse isolation	dB	LNA On state, PVT	35	
Enable Voltage	V	LNA On state, PVT		0.5
		LNA Off state, PVT 1.4		
		Bypass On, PVT		
		Bypass Off, PVT		
Enable Current	mA			0.06
Switch time (Vctrol 50%->90% RF out)	us	LNA off to	0.5	
		LNA on,PVT		
		Bypass on to		
		LNA on,PVT		
		LNA on to Bypass on		
		,PVT		
Switch time	us	LNA off		1
(Vctrol 50%->99% RF out)		to		
		LNA on,PVT		

		Bypass on to			
		LNA on,PVT			
		LNA on to Bypass			
		on			
		,PVT			
Switch time	us	LNA on		0.2	
(Vctrol 50%->10% RF out)		to			
		LNA off,PVT			
Switch time	us	LNA on			
(Vctrol 50%->1% RF out)		to			
		LNA off,PVT			
Control Voltage True Table			0~0.5V on		
			1.4V~V[DD off	
Maximum input power	dBm	PVT	25		
Absolutely stable below 12G (that is,	-	PVT		Yes	
no self-excitation regardless of					
application circuit and PCB design)	10	5) (7			
Spur during on or off state	dBm	PVT			-30
VSWR	/				
maximum Junction Temperature	$^{\circ}$ C	PV	125 (1	.50 for	absolute
			maximu	ım	Junction
			Temper	ature)	
Operating Temperature Range	$^{\circ}$	PV	-40~105		
Storage Temperature Range	$^{\circ}$	Р	-65~150		
θ јс	$^{\circ}$ C	PV	14.2 (junction to bottom)		
Lifetime at max. Tj	Years	PVT,on state, off state	>=10 Year		

ESD-HBM,	V	PVT,need 500V	+-1000V
for all pin			
ESD-CDM	V	PVT,need 250V	+-500V
MSL,	/	PVT, ≤MSL3	2
Moisture Sensitive Level			
Package size	mm*mm		2*2
Stress for device	N	Refer to	
		basestation	
		production spec	
		Including top	
		pressure and side	
		pressure	
Reflow Requirement			Follow JEDEC
SMD package should do			
reflow(profile refer to J-STD-			
020D) before ATE			
If the chip has done reflow during			
the assembly process, don't need			
to add reflow again			
Independent power and control			Yes
signals, no power-on and power-off			
timing requirements			

Parameters	Test or No	Supplier feedback
Frequency Range	must	Device is tested at the band center in production
current leakage for power pin	must	Yes
Gain	must	Covered for outliers
NF	must	No
Stability	must	Yes, large signal oscillations in band is covered
VSWR	must	No
OIP3	must	IMD3 Covered for outliers
OP-1dB	must	No

Parameter	Unit	Requirement	Supplier's spec
IFR Intrinsic Failure Rate	Fit	Maximum: 25@Tjuse	
	FIL	Typical: 10@Tjuse	5