



J17 Part Changed




L63 Newly Added




As per PI suggestion C3055, C3053 to be placed near U48 pin 6 and C3054 to be placed near U47 pin 1


VCC3V3_AUX



VCC3V3_MP_ALT



5V @1.9A for USB




*Parameters need to calculate confirm

$$R_{rt} = 48000 \times F_{sw}(\text{kHz})^{-(0.997)-2}$$








$$= 48000 \times 570^{-(0.997)-2}$$

$$= \sim 83.82 \text{ (k ohms)}$$



Standby Power Control for UCD9090 Flash
 Installed Jumper(Default) : For correct Power sequence
 Remove Jumper: For burned into UCD9090 register code

File	<Title>	Rev
Doc	Document Number	<Doc>
Date	Wednesday, September 25, 2019	Sheet 3 of 50



Part Reference = U52A

T4M4C1294NCPDT-128-TQFP

SOC_UART1_TXD_3V3

TIVA_UART1_Rx, TIVA_UART1_Tx, TIVA_SSI0_CS5z

MAIN_POWER_START, MAIN_POWER_GOOD, SOC_POWER_START, SOC_POWER_GOOD, NOR_WPz, VCC3V3_MP_ALT_DET





PLL_LOCK1, PLL_LOCK2, PLL_LOCK3, CLK_RSTz

DIP_SW_B0, DIP_SW_B1, DIP_SW_B2, DIP_SW_B3

Spare1, Spare2, Spare3, Spare4, Spare5, Spare6, Spare7, Spare8




Spare9, Spare10, Spare11, Spare12, BUSER_LED0, BUSER_LED1, BUSER_LED2, BUSER_LED3

SPI_GPIO_INT0, SPI_GPIO_INT1, SPI_GPIO_INT2









TIVA_JTAG_SRSTN

TIVA_Sys_RSTN, VCC3V3_MP








Title	<Title>	Rev	<Rev Code>
Size	A3	Document Number	<Doc>
Date:	Wednesday, September 25, 2019	Sheet	4 of 50


TIVA MicroControllerUnit (MCU)







MCU UART




Title	<Title>	Rev	<Rev>
Size	A3	Document Number	<Doc>
Date:	Wednesday, September 25, 2019	Sheet	5 of 50



With 75K resistor for the ADR, the PM Bus address is 0x34 (52d)
 With 100K resistor for the ADR, the PM Bus address is 0x4E (78d)




Series resistors on EA nets to be placed at the load for proper voltage feedback.





Title	<Title>	Rev	<Rev Code>
Size	A3	Document Number	
Date:	Wednesday, September 25, 2019	Sheet	8 of 50

Farm0_PWM-1A
 Farm0_FF-1A
 Farm0_Isenes-1A




Note: Should be placed underneath inductor of associated power stage




Series resistors on EA nets to be placed at the load for proper voltage feedback.

Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails

Title	<Title>	
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Wednesday, September 25, 2019	Sheet 9 of 50




SOC ARM Vcore @6A




Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails
 Series resistors on EA nets to be placed at the load for proper voltage feedback.

Note: Should be placed underneath inductor of associated power stage





Title	<Title>	Rev	<Rev Code>
Size	A3	Document Number	<Doc>
Date:	Wednesday, September 25, 2019	Sheet	10 of 50


0.95V @5A
DSP Fixed Core Supply
0.95V @5A
ARM Fixed Core Supply



Note: Analog GND to same point




Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails
 Series resistors on EA nets to be placed at the load for proper voltage feedback.



Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails
 Series resistors on EA nets to be placed at the load for proper voltage feedback.


Title	<Title>	
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Wednesday, September 25, 2019	Sheet 11 of 50



Close to UCD9244

PMBUS Address = 34h (52d)

With 75K resistor for the ADR, the PM Bus address is 0x34 (52d)
 With 100K resistor for the ADR, the PM Bus address is 0x4E (78d)




Series resistors on EA nets to be placed at the load for proper voltage feedback.

Title	<Title>		Rev
Size	A3	Document Number	<Doc>
Date:	Wednesday, September 25, 2019	Sheet	12 of 50

PLL, 1.8V I/O and SERDES @5A

- Farm1_PWM-1A
- Farm1_SRE_A1
- Farm1_FF-1A
- Farm1_FLTRST
- Farm1_Isenes-1A
- Farm1_UCD_TEMP1




- Farm1_UCD_EAP1
- Farm1_UCD_EAN1

Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails


Series resistors on EA nets to be placed at the load for proper voltage feedback.

- Farm1_UCD_EAP2
- Farm1_UCD_EAN2




Note: Should be placed underneath inductor of associated power stage

- Farm1_PWM-2A
- Farm1_SRE_A2
- Farm1_FF-2A
- Farm1_Isenes-2A
- Farm1_UCD_TEMP2




DDR3 1.5V@12.5A




Title	<Title>	Rev	<Rev>
Size	A3	Document Number	<Doc>
Date:	Wednesday, September 25, 2019	Sheet	13 of 50

SOC USB and SERDES 0.85V , VDD33




Note: Analog GND to same point

- Farm1_PWM-3A (IN) Farm1_PWM-3A
- Farm1_SRE_A3 (IN) Farm1_SRE_A3
- Farm1_FF-3A (IN) Farm1_FF-3A
- Farm1_Isenes-3A (IN) Farm1_Isenes-3A
- Farm1_PWM-4A (IN) Farm1_PWM-4A
- Farm1_SRE_A4 (IN) Farm1_SRE_A4
- Farm1_FF-4A (IN) Farm1_FF-4A
- Farm1_Isenes-4A (IN) Farm1_Isenes-4A
- Farm1_UCD_TEMP3 (IN) Farm1_UCD_TEMP3




Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails
Series resistors on EA nets to be placed at the load for proper voltage feedback.



Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails
Series resistors on EA nets to be placed at the load for proper voltage feedback.

Title	<Title>	
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Wednesday, September 25, 2019	Sheet 14 of 50

VPP1V8




$$V_{out} = 0.8 * (1 + R1/R2)$$

$$1.79512V = 0.8 * (1 + 3.57k/2.87k)$$

Title	<Title>	
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Wednesday, September 25, 2019	Sheet 15 of 50


VCCB0V75

DDR3-1600
DiscreteSDRAM ArrayI




VCCA0V75












For DDR3-1600 SO-DIMM





Title	<Title>	Rev	<Rev Code>
Size	A3	Document Number	<Doc>
Date:	Wednesday, September 25, 2019	Sheet	16 of 50




14_TI_TMS320TCI6638_4
<Characteristic>



Title	<Title>	Rev	<Rev Code>
Size	A3	Document Number	<Doc>
Date:	Wednesday, September 25, 2019	Sheet	19 of 50



4-pin header for Smart Reflex signal measuring



Title	<Title>	
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Wednesday, September 25, 2019	Sheet 20 of 50

AR21	VSS_291
AR22	VSS_292
AR23	VSS_293
AR24	VSS_294
AR25	VSS_295
AR26	VSS_296
AR27	VSS_297
AR28	VSS_298
AR29	VSS_299
AR30	VSS_300
AR31	VSS_301
AR32	VSS_302
AR33	VSS_303
AR34	VSS_304
AR35	VSS_305
AR36	VSS_306
AR37	VSS_307
AR38	VSS_308
AR39	VSS_309
AR40	VSS_310
AR41	VSS_311
AR42	VSS_312
AR43	VSS_313
AR44	VSS_314
AR45	VSS_315
AR46	VSS_316
AR47	VSS_317
AR48	VSS_318
AR49	VSS_319
AR50	VSS_320
AR51	VSS_321
AR52	VSS_322
AR53	VSS_323
AR54	VSS_324
AR55	VSS_325
AR56	VSS_326
AR57	VSS_327
AR58	VSS_328
AR59	VSS_329
AR60	VSS_330
AR61	VSS_331
AR62	VSS_332
AR63	VSS_333
AR64	VSS_334
AR65	VSS_335
AR66	VSS_336
AR67	VSS_337
AR68	VSS_338
AR69	VSS_339
AR70	VSS_340
AR71	VSS_341
AR72	VSS_342
AR73	VSS_343
AR74	VSS_344
AR75	VSS_345
AR76	VSS_346
AR77	VSS_347
AR78	VSS_348
AR79	VSS_349
AR80	VSS_350
AR81	VSS_351
AR82	VSS_352
AR83	VSS_353
AR84	VSS_354
AR85	VSS_355
AR86	VSS_356
AR87	VSS_357
AR88	VSS_358
AR89	VSS_359
AR90	VSS_360
AR91	VSS_361
AR92	VSS_362
AR93	VSS_363
AR94	VSS_364
AR95	VSS_365
AR96	VSS_366
AR97	VSS_367
AR98	VSS_368
AR99	VSS_369
AR100	VSS_370
AR101	VSS_371
AR102	VSS_372
AR103	VSS_373
AR104	VSS_374
AR105	VSS_375
AR106	VSS_376
AR107	VSS_377
AR108	VSS_378
AR109	VSS_379
AR110	VSS_380
AR111	VSS_381
AR112	VSS_382
AR113	VSS_383
AR114	VSS_384
AR115	VSS_385
AR116	VSS_386
AR117	VSS_387
AR118	VSS_388
AR119	VSS_389
AR120	VSS_390
AR121	VSS_391
AR122	VSS_392
AR123	VSS_393
AR124	VSS_394
AR125	VSS_395
AR126	VSS_396
AR127	VSS_397
AR128	VSS_398
AR129	VSS_399
AR130	VSS_400
AR131	VSS_401
AR132	VSS_402
AR133	VSS_403
AR134	VSS_404
AR135	VSS_405
AR136	VSS_406
AR137	VSS_407
AR138	VSS_408
AR139	VSS_409
AR140	VSS_410
AR141	VSS_411
AR142	VSS_412
AR143	VSS_413
AR144	VSS_414
AR145	VSS_415
AR146	VSS_416
AR147	VSS_417
AR148	VSS_418
AR149	VSS_419
AR150	VSS_420
AR151	VSS_421
AR152	VSS_422
AR153	VSS_423
AR154	VSS_424
AR155	VSS_425
AR156	VSS_426
AR157	VSS_427
AR158	VSS_428
AR159	VSS_429
AR160	VSS_430
AR161	VSS_431
AR162	VSS_432
AR163	VSS_433
AR164	VSS_434
AR165	VSS_435
AR166	VSS_436
AR167	VSS_437
AR168	VSS_438
AR169	VSS_439
AR170	VSS_440
AR171	VSS_441
AR172	VSS_442
AR173	VSS_443
AR174	VSS_444
AR175	VSS_445
AR176	VSS_446
AR177	VSS_447
AR178	VSS_448
AR179	VSS_449
AR180	VSS_450
AR181	VSS_451
AR182	VSS_452
AR183	VSS_453
AR184	VSS_454
AR185	VSS_455
AR186	VSS_456
AR187	VSS_457
AR188	VSS_458
AR189	VSS_459
AR190	VSS_460
AR191	VSS_461
AR192	VSS_462
AR193	VSS_463
AR194	VSS_464
AR195	VSS_465
AR196	VSS_466
AR197	VSS_467
AR198	VSS_468
AR199	VSS_469
AR200	VSS_470
AR201	VSS_471
AR202	VSS_472
AR203	VSS_473
AR204	VSS_474
AR205	VSS_475
AR206	VSS_476
AR207	VSS_477
AR208	VSS_478
AR209	VSS_479
AR210	VSS_480
AR211	VSS_481
AR212	VSS_482
AR213	VSS_483
AR214	VSS_484
AR215	VSS_485
AR216	VSS_486
AR217	VSS_487
AR218	VSS_488
AR219	VSS_489
AR220	VSS_490
AR221	VSS_491
AR222	VSS_492
AR223	VSS_493
AR224	VSS_494
AR225	VSS_495
AR226	VSS_496
AR227	VSS_497
AR228	VSS_498
AR229	VSS_499
AR230	VSS_500
AR231	VSS_501
AR232	VSS_502
AR233	VSS_503
AR234	VSS_504
AR235	VSS_505
AR236	VSS_506
AR237	VSS_507
AR238	VSS_508
AR239	VSS_509
AR240	VSS_510
AR241	VSS_511
AR242	VSS_512
AR243	VSS_513
AR244	VSS_514
AR245	VSS_515
AR246	VSS_516
AR247	VSS_517
AR248	VSS_518
AR249	VSS_519
AR250	VSS_520
AR251	VSS_521
AR252	VSS_522
AR253	VSS_523
AR254	VSS_524

AR255	VSS_525
AR256	VSS_526
AR257	VSS_527
AR258	VSS_528
AR259	VSS_529
AR260	VSS_530
AR261	VSS_531
AR262	VSS_532
AR263	VSS_533
AR264	VSS_534
AR265	VSS_535
AR266	VSS_536
AR267	VSS_537
AR268	VSS_538
AR269	VSS_539
AR270	VSS_540
AR271	VSS_541
AR272	VSS_542
AR273	VSS_543
AR274	VSS_544
AR275	VSS_545
AR276	VSS_546
AR277	VSS_547
AR278	VSS_548
AR279	VSS_549
AR280	VSS_550
AR281	VSS_551
AR282	VSS_552
AR283	VSS_553
AR284	VSS_554
AR285	VSS_555
AR286	VSS_556
AR287	VSS_557
AR288	VSS_558
AR289	VSS_559
AR290	VSS_560
AR291	VSS_561
AR292	VSS_562
AR293	VSS_563
AR294	VSS_564
AR295	VSS_565
AR296	VSS_566
AR297	VSS_567
AR298	VSS_568
AR299	VSS_569
AR300	VSS_570
AR301	VSS_571
AR302	VSS_572
AR303	VSS_573
AR304	VSS_574
AR305	VSS_575
AR306	VSS_576
AR307	VSS_577
AR308	VSS_578
AR309	VSS_579
AR310	VSS_580
AR311	VSS_581
AR312	VSS_582
AR313	VSS_583
AR314	VSS_584
AR315	VSS_585
AR316	VSS_586
AR317	VSS_587
AR318	VSS_588
AR319	VSS_589
AR320	VSS_590
AR321	VSS_591
AR322	VSS_592
AR323	VSS_593
AR324	VSS_594
AR325	VSS_595
AR326	VSS_596
AR327	VSS_597
AR328	VSS_598
AR329	VSS_599
AR330	VSS_600
AR331	VSS_601
AR332	VSS_602
AR333	VSS_603
AR334	VSS_604
AR335	VSS_605
AR336	VSS_606
AR337	VSS_607
AR338	VSS_608
AR339	VSS_609
AR340	VSS_610
AR341	VSS_611
AR342	VSS_612
AR343	VSS_613
AR344	VSS_614
AR345	VSS_615
AR346	VSS_616
AR347	VSS_617
AR348	VSS_618
AR349	VSS_619
AR350	VSS_620
AR351	VSS_621
AR352	VSS_622
AR353	VSS_623
AR354	VSS_624
AR355	VSS_625
AR356	VSS_626
AR357	VSS_627
AR358	VSS_628
AR359	VSS_629
AR360	VSS_630
AR361	VSS_631
AR362	VSS_632
AR363	VSS_633
AR364	VSS_634
AR365	VSS_635
AR366	VSS_636
AR367	VSS_637
AR368	VSS_638
AR369	VSS_639
AR370	VSS_640
AR371	VSS_641
AR372	VSS_642
AR373	VSS_643
AR374	VSS_644
AR375	VSS_645
AR376	VSS_646
AR377	VSS_647
AR378	VSS_648
AR379	VSS_649
AR380	VSS_650
AR381	VSS_651
AR382	VSS_652
AR383	VSS_653
AR384	VSS_654
AR385	VSS_655
AR386	VSS_656
AR387	VSS_657
AR388	VSS_658
AR389	VSS_659
AR390	VSS_660
AR391	VSS_661
AR392	VSS_662
AR393	VSS_663
AR394	VSS_664
AR395	VSS_665
AR396	VSS_666
AR397	VSS_667
AR398	VSS_668
AR399	VSS_669
AR400	VSS_670
AR401	VSS_671
AR402	VSS_672
AR403	VSS_673
AR404	VSS_674
AR405	VSS_675
AR406	VSS_676
AR407	VSS_677
AR408	VSS_678
AR409	VSS_679
AR410	VSS_680
AR411	VSS_681
AR412	VSS_682
AR413	VSS_683
AR414	VSS_684
AR415	VSS_685
AR416	VSS_686
AR417	VSS_687
AR418	VSS_688
AR419	VSS_689
AR420	VSS_690
AR421	VSS_691
AR422	VSS_692
AR423	VSS_693
AR424	VSS_694
AR425	VSS_695
AR426	VSS_696
AR427	VSS_697
AR428	VSS_698
AR429	VSS_699
AR430	VSS_700
AR431	VSS_701
AR432	VSS_702
AR433	VSS_703
AR434	VSS_704
AR435	VSS_705
AR436	VSS_706
AR437	VSS_707
AR438	VSS_708
AR439	VSS_709
AR440	VSS_710
AR441	VSS_711
AR442	VSS_712
AR443	VSS_713
AR444	VSS_714
AR445	VSS_715
AR446	VSS_716
AR447	VSS_717
AR448	VSS_718
AR449	VSS_719
AR450	VSS_720
AR451	VSS_721
AR452	VSS_722
AR453	VSS_723
AR454	VSS_724
AR455	VSS_725
AR456	VSS_726
AR457	VSS_727
AR458	VSS_728
AR459	VSS_729
AR460	VSS_730
AR461	VSS_731
AR462	VSS_732
AR463	VSS_733
AR464	VSS_734
AR465	VSS_735
AR466	VSS_736
AR467	VSS_737
AR468	VSS_738
AR469	VSS_739
AR470	VSS_740
AR471	VSS_741
AR472	VSS_742
AR473	VSS_743
AR474	VSS_744
AR475	VSS_745
AR476	VSS_746
AR477	VSS_747
AR478	VSS_748
AR479	VSS_749
AR480	VSS_750
AR481	VSS_751
AR482	VSS_752
AR483	VSS_753
AR484	VSS_754
AR485	VSS_755
AR486	VSS_756
AR487	VSS_757
AR488	VSS_758
AR489	VSS_759
AR490	VSS_760
AR491	VSS_761
AR492	VSS_762
AR493	VSS_763
AR494	VSS_764
AR495	VSS_765
AR496	VSS_766
AR497	VSS_767
AR498	VSS_768
AR499	VSS_769
AR500	VSS_770
AR501	VSS_771
AR502	VSS_772
AR503	VSS_773
AR504	VSS_774
AR505	VSS_775
AR506	VSS_776
AR507	VSS_777
AR508	VSS_778
AR509	VSS_779
AR510	VSS_780
AR511	VSS_781
AR512	VSS_782
AR513	VSS_783
AR514	VSS_784
AR515	VSS_785
AR516	VSS_786
AR517	VSS_787
AR518	VSS_788
AR519	VSS_789
AR520	VSS_790
AR521	VSS_791
AR522	VSS_792
AR523	VSS_793
AR524	VSS_794
AR525	VSS_795
AR526	VSS_796
AR527	VSS_797
AR528	VSS_798
AR529	VSS_799
AR530	VSS_800
AR531	VSS_801
AR532	VSS_802
AR533	VSS_803
AR534	VSS_804
AR535	VSS_805
AR536	VSS_806