








Revision History				
Rev	ECN #	Approved Date	Approved by	Notes
N/A	N/A	N/A	N/A	N/A



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.












Orderable: DP83825EVM	Designed for: Public Release	Mod. Date: 10/10/2018	 http://www.ti.com © Texas Instruments 2018
TID #: N/A	Project Title: DP83825EVM	Sheet: 1 of 5	
Number: HSDC045	Rev: A	Sheet Title: Block Diagram	
SVN Rev: Not in version control	Assembly Variant: 001	Size: B	
Drawn By: Aniruddha Khadye	File: HSDC045A_CoverSheet.SchDoc	Contact: https://e2e.ti.com/support/interface/ethernet/	



Orderable: DP83825EVM	Designed for: Public Release	Mod. Date: 10/10/2018
TID #: N/A	Project Title: DP83825EVM	
Number: HSDC045	Rev: A	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 2 of 5
Drawn By:	File: HSDC045A_Power.SchDoc	Size: B
Engineer: Aniruddha Khadye	Contact: https://e2e.ti.com/support/interface/ethernet/	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.










Orderable:	DP83825EVM	Designed for:	Public Release	Mod. Date:	10/10/2018
TID #:	N/A	Project Title:	DP83825EVM		
Number:	HSDC045	Rev:	A	Sheet Title:	DP83825
SVN Rev:	Not in version control	Assembly Variant:	001	Sheet:	3 of 5
Drawn By:	Aniruddha Khadye	File:	HSDC045A_DP83825.SchDoc	Size:	B
Engineer:	Aniruddha Khadye	Contact:	https://e2e.ti.com/support/interface/ethernet/		

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.






Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: DP83825EVM	Designed for: Public Release	Mod. Date: 10/10/2018
TID #: N/A	Project Title: DP83825EVM	
Number: HSDC045	Rev: A	Sheet Title: Straps and MSP430
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 4 of 5
Drawn By: Aniruddha Khadye	File: HSDC045A_Coms.SchDoc	Size: B
Engineer: Aniruddha Khadye	Contact: https://e2e.ti.com/support/interface/ethernet/	





PCB Number: HSDC045
PCB Rev: A

PCB LOGO
Texas Instruments



PCB LOGO
FCC disclaimer

PCB LOGO
WEEE logo

You should delete the nylon screws/standoffs and/or the bumpons as needed for your design (or substitute other parts from Hardware.IntLib). Bumpons are cheaper, but provide less clearance.

Deleting anything else from this page may result in your EVM submission being rejected (until you add them back).

Update the Label Text in the Label Table as needed for each Assembly Variant.

You should delete this note too.

Variant/Label Table	
Variant	HSDC045A
001	DP83825EVM

PCB Label

Size: 0.65" x 0.20 "

ZZ1
Label Assembly Note
This Assembly Note is for PCB labels only

ZZ2
Assembly Note
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3
Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4
Assembly Note
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Orderable: DP83825EVM	Designed for: Public Release	Mod. Date: 10/10/2018
TID #: N/A	Project Title: DP83825EVM	
Number: HSDC045	Rev: A	Sheet Title: Hardware Page
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 5 of 5
Drawn By: Aniruddha Khadye	File: HSDC045A_Hardware.SchDoc	Size: B
Engineer: Aniruddha Khadye	Contact: https://e2e.ti.com/support/interface/ethernet/	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

