


# WEBENCH<sup>®</sup> Design Report

VinMin = 24.0V VinMax = 24.0V Vout = 12.0V Iout = 2.0A Device = LMR33630BDDAR Topology = Buck Created = 2025-01-08 02:19:18.065 BOM Cost = \$2.67 BOM Count = 13 Total Pd = 1.37W


Design : 3535 LMR33630BDDAR LMR33630BDDAR 24V-24V to 12.00V @ 2A





#### **Electrical BOM**


Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Cboot	MuRata	GRM155R71C104KA88D Series= X7R	Cap= 100.0 nF ESR= 1.0 mOhm VDC= 16.0 V IRMS= 0.0 A	1	\$0.01	<sup>™</sup> 0402 3 mm <sup>2</sup>
Cin	TDK	C3225X7R1H106M250AC Series= X7R	Cap= 10.0 uF ESR= 1.0 mOhm VDC= 50.0 V IRMS= 5.0 A	1	\$0.27	1210 15 mm <sup>2</sup>
Cinx	ТDК	C2012X7R1H224K125AA Series= X7R	Cap= 220.0 nF ESR= 16.949 mOhm VDC= 50.0 V IRMS= 1.5961 A	1	\$0.03	■ 0805 7 mm <sup>2</sup>
Cout	MuRata	GRM32ER61E226KE15L Series= X5R	Cap= 22.0 uF ESR= 2.0 mOhm VDC= 25.0 V IRMS= 3.67 A	3	\$0.23	1210 15 mm <sup>2</sup>
Coutx	MuRata	GRM21BR71H104KA01L Series= X7R	Cap= 100.0 nF ESR= 1.0 mOhm VDC= 50.0 V IRMS= 3.85 A	1	\$0.03	■ 0805 7 mm <sup>2</sup>
Сvсс	Kemet	C0603C105K8PACTU Series= X5R	Cap= 1.0 uF ESR= 1.0 mOhm VDC= 10.0 V IRMS= 0.0 A	1	\$0.01	■ 0603 5 mm <sup>2</sup>
L1	Coilcraft	XAL5050-682MEB	L= 6.8 µH 26.8 mOhm	1	\$0.92	XAL5050 54 mm <sup>2</sup>
Rfbb	Vishay-Dale	CRCW06039K09FKEA Series= CRCWe3	Res= 9.09 kOhm Power= 100.0 mW Tolerance= 1.0%	1	\$0.01	■ 0603 5 mm <sup>2</sup>
Rfbt	Vishay-Dale	CRCW0603100KFKEA Series= CRCWe3	Res= 100.0 kOhm Power= 100.0 mW Tolerance= 1.0%	1	\$0.01	■ 0603 5 mm <sup>2</sup>
Rpg	Vishay-Dale	CRCW0402100KFKED Series= CRCWe3	Res= 100.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	■ 0402 3 mm <sup>2</sup>











## **Operating Values**

	5			
#	Name	Value	Category	Description
1.	Cin IRMS	971.364 mA	Capacitor	Input capacitor RMS ripple current
2.	Cin Pd	943.55 μW	Capacitor	Input capacitor power dissipation
3.	Cinx IRMS	36.738 mA	Capacitor	Bulk capacitor RMS ripple current
4.	Cinx Pd	22.875 μW	Capacitor	Bulk capacitor power dissipation
5.	Cout IRMS	180.544 mA	Capacitor	Output capacitor RMS ripple current
6.	Cout Pd	21.731 μW	Capacitor	Output capacitor power dissipation
7.	Coutx IRMS	586.869 µA	Capacitor	Output capacitor_x RMS ripple current
8.	Coutx Pd	344.42 pW	Capacitor	Output capacitor_x power loss
9.	IC lpk	2.314 A	IC	Peak switch current in IC
10.	IC Pd	1.26 W	IC	IC power dissipation
11.	IC Tj	55.194 degC	IC	IC junction temperature

#### Copyright © 2025, Texas Instruments Incorporated

## WEBENCH<sup>®</sup> Design

#	Name	Value	Category	Description
12.	IC Tolerance	15.0 mV	IC	IC Feedback Tolerance
13.	ICThetaJA Effective	20.0 degC/W	IC	Effective IC Junction-to-Ambient Thermal Resistance
14.	lin Avg	1.057 A	IC	Average input current
15.	Ipp percentage	31.373 %	Inductor	Inductor ripple current percentage (with respect to average inductor current)
16.	L lpp	627.46 mA	Inductor	Peak-to-peak inductor ripple current
17.	L Pd	108.08 mW	Inductor	Inductor power dissipation
18.	Cin Pd	943.55 µW	Power	Input capacitor power dissipation
19.	Cinx Pd	22.875 µW	Power	Bulk capacitor power dissipation
20.	Cout Pd	21.731 µW	Power	Output capacitor power dissipation
21.	Coutx Pd	344.42 pW	Power	Output capacitor_x power loss
22.	IC Pd	1.26 W	Power	IC power dissipation
23.	L Pd	108.08 mW	Power	Inductor power dissipation
24.	Total Pd	1.37 W	Power	Total Power Dissipation
25.	BOM Count	13	System	Total Design BOM count
			Information	5
26.	Cross Freq	14.667 kHz	System	Bode plot crossover frequency
		54.40.00	Information	
27.	Duty Cycle	51.12 %	System Information	Duty cycle
28.	Efficiency	94.6 %	System	Steady state efficiency
			Information	
29.	FootPrint	202.0 mm <sup>2</sup>	System Information	Total Foot Print Area of BOM components
30.	Frequency	1.4 MHz	System	Switching frequency
	,		Information	- ····································
31.	Gain Marg	-28.706 dB	System	Bode Plot Gain Margin
22	lout	204	Information	lout operating point
32.	lout	2.0 A	System Information	lout operating point
33.	Low Freq Gain	79.686 dB	System	Gain at 1Hz
	·		Information	
34.	Mode	CCM	System	Conduction Mode
			Information	
35.	Phase Marg	67.69 deg	System Information	Bode Plot Phase Margin
36.	Pout	24.0 W	System	Total output power
50.	FUUL	24.0 W	Information	
37.	Total BOM	\$2.67	System	Total BOM Cost
57.		ψ2.07	Information	
38.	Vin	24.0 V	System	Vin operating point
	••••	2	Information	
39.	Vin p-p	61.314 mV	System	Peak-to-peak input voltage
			Information	
40.	Vout	12.0 V	System	Operational Output Voltage
			Information	
41.	Vout Actual	12.001 V	System Information	Vout Actual calculated based on selected voltage divider resistors
42.	Vout Tolerance	3.38 %	System	Vout Tolerance based on IC Tolerance (no load) and voltage divider
42.		0.00 /0	Information	resistors if applicable
43.	Vout p-p	1.853 mV	System	Peak-to-peak output ripple voltage
	F - F		Information	,

## **Design Inputs**

Name	Value	Description
lout	2.0	Maximum Output Current
VinMax	24.0	Maximum input voltage
VinMin	24.0	Minimum input voltage
Vout	12.0	Output Voltage
base_pn	LMR33630B-SOIC	Base Product Number
source	DC	Input Source Type
Та	30.0	Ambient temperature

Copyright © 2025, Texas Instruments Incorporated

## WEBENCH<sup>®</sup> Assembly

## **Component Testing**

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of Cin and Cout, and the inductance and DC resistance of L1 before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

## Soldering Component to Board


If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab town to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

## Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 24.0V and set the input supply's current limit to zero. With the input supply off connect up the input supply to Vin and GND. Connect a digital volt meter and a load if needed to set the minimum lout of the design from Vout and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

## Load Testing

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between Vin and GND, a load is connected between Vout and GND and a current meter is connected in series between Vout and the load. The load must be able to handle at least rated output power + 50% (7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.



## **Design Assistance**

1. Master key : 4DBC92FC97185CFB[v1]

2. LMR33630B-SOIC Product Folder : http://www.ti.com/product/LMR33630 : contains the data sheet and other resources.

Important Notice and Disclaimer

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with TI products.