




8.4.1.1 Sleep Mode









The ENABLE pin manages the state of the DRV835x family of devices. When the ENABLE pin is low, the device goes to a low-power sleep mode. In sleep mode, all gate drivers are disabled, all external MOSFETs are disabled, the VCP charge pump and VLS regulator are disabled, the DVDD regulator is disabled, the sense



Place the VM pin to the GND pin using a low ESR ceramic bypass capacitor with a recommended value of 0.1 μ F. Place this capacitor as near to the VM pin as possible with a thick trace or ground plane connected to the GND pin. Additionally, bypass the VM pin using a bulk capacitor rated for VM. This component can be electrolytic. This capacitor must be at least 10 μ F.

HV_OVERRIDE (PC10)	HVCUT_ACTIVE	MUX_SEL (AB)	INLx	Behaviour
0	0	0	INLx_STM	Default
0	1	0	INLx_STM	12V switch-over HW brake w/ FW control
1	0	0	INLx_STM	Default 48V op
1	1	1	1	12V switch-over HW brake commanding LS FET OFF
FW cmd (PC10) PU 3V3	1= enable cmd to 12V bus		INLx_STM= FW cmd 1= LS FET OFF	





LMV Switchover:
No Changes
2x LMV

Title DriveBridges.SchDoc		
Size: A	Number:05062024	Revision:3.0
Date: 11/18/2024	Time:1:16:47 PM	Sheet9 of 27
File:		




DRV8335 and DRV8335RS													
Fault Status 1	FAULT	VDS_OCP	GDF	UVLO	OTSD	VDS_HA	VDS_LA	VDS_HB	VDS_LB	VDS_HC	VDS_LC	R	0h
VDS Status 2	SA_OC	SB_OC	SC_OC	OTW	GDUV	VDS_HA	VDS_LA	VDS_HB	VDS_LB	VDS_HC	VDS_LC	R	7h
Driver Control	OCF_ACT	DIS_GDIV	DIS_GDF	OTW_REP	PRM_MODE	TPWM_COM	TPWM_DIR	COAST	COAST	COAST	CLR_FLT	RW	2h
Gate Drive HS	LOCK				IDRIVEP_HS			IDRIVEN_HS				RW	3h
Gate Drive LS	CRC				IDRIVEP_LS			IDRIVEN_LS				RW	4h
OCF Control	TRETRY	DEAD_TIME			OCF_MODE			OCF_DEG		VDS_LVL		RW	5h
CSA Control	CSA_FET	VREF_DIV	LS_REF		CSA_GAIN	DIS_SEN	CSA_CAL_A	CSA_CAL_B	CSA_CAL_C	SEN_LVL		RW	6h
Reserved										CAL_MODE		RW	7h

I _{CSA}	Gate drive deadtime	SPI Device	DEAD_TIME = 00b	50	ns	
			DEAD_TIME = 01b	100		
			DEAD_TIME = 10b	200		
I _{CSA}	Peak current gate drive time	SPI Device	DEAD_TIME = 11b	400	ns	
			HW Device	DRIVE = 00b		100
				DRIVE = 01b		500
		DRIVE = 10b		1000		
		HW Device	DRIVE = 11b	2000		ns
				4000		
	4000					

I _{DRIVEP}	Peak source gate current	SPI Device	IDRIVEP_HS or IDRIVEP_LS = 0000b	50	mA		
			IDRIVEP_HS or IDRIVEP_LS = 0001b	50			
			IDRIVEP_HS or IDRIVEP_LS = 0010b	100			
			IDRIVEP_HS or IDRIVEP_LS = 0011b	150			
			IDRIVEP_HS or IDRIVEP_LS = 0100b	300			
			IDRIVEP_HS or IDRIVEP_LS = 0101b	350			
			IDRIVEP_HS or IDRIVEP_LS = 0110b	400			
			IDRIVEP_HS or IDRIVEP_LS = 0111b	450			
			IDRIVEP_HS or IDRIVEP_LS = 1000b	550			
			IDRIVEP_HS or IDRIVEP_LS = 1001b	600			
			IDRIVEP_HS or IDRIVEP_LS = 1010b	650			
			IDRIVEP_HS or IDRIVEP_LS = 1011b	700			
			IDRIVEP_HS or IDRIVEP_LS = 1100b	850			
			IDRIVEP_HS or IDRIVEP_LS = 1101b	900			
			IDRIVEP_HS or IDRIVEP_LS = 1110b	950			
			IDRIVEP_HS or IDRIVEP_LS = 1111b	1000			
			HW Device	IDRIVE = Tied to GND		50	mA
				IDRIVE = 18 kΩ ± 5% tied to GND		100	
IDRIVE = 75 kΩ ± 5% tied to GND	150						
IDRIVE = Hi-Z	300						
IDRIVE = 75 kΩ ± 5% tied to DVDD	450						
IDRIVE = Tied to DVDD	1000						

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DRIVEN}	SPI Device	IDRIVEN_HS or IDRIVEN_LS = 0000b	100		mA
		IDRIVEN_HS or IDRIVEN_LS = 0001b	100		
		IDRIVEN_HS or IDRIVEN_LS = 0010b	200		
		IDRIVEN_HS or IDRIVEN_LS = 0011b	300		
		IDRIVEN_HS or IDRIVEN_LS = 0100b	600		
		IDRIVEN_HS or IDRIVEN_LS = 0101b	700		
		IDRIVEN_HS or IDRIVEN_LS = 0110b	800		
		IDRIVEN_HS or IDRIVEN_LS = 0111b	900		
		IDRIVEN_HS or IDRIVEN_LS = 1000b	1100		
		IDRIVEN_HS or IDRIVEN_LS = 1001b	1200		
		IDRIVEN_HS or IDRIVEN_LS = 1010b	1300		
		IDRIVEN_HS or IDRIVEN_LS = 1011b	1400		
IDRIVEN_HS or IDRIVEN_LS = 1100b	1700				
IDRIVEN_HS or IDRIVEN_LS = 1101b	1800				
IDRIVEN_HS or IDRIVEN_LS = 1110b	1900				
IDRIVEN_HS or IDRIVEN_LS = 1111b	2000				
HW Device	IDRIVE = Tied to GND	100		mA	
	IDRIVE = 18 kΩ ± 5% tied to GND	200			
	IDRIVE = 75 kΩ ± 5% tied to GND	300			
	IDRIVE = Hi-Z	600			
	IDRIVE = 75 kΩ ± 5% tied to DVDD	900			
	IDRIVE = Tied to DVDD	1400			



Input capacitance	C _{iss}	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	-	12316	16011	pF
Output capacitance	C _{oss}	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	-	1920	2496	
Reverse transfer capacitance	C _{iss}		-	84	126	

Continuous low-side source sense pin voltage (SLx)				-1	1	V
Transient 200-ns low-side source sense pin voltage (SLx)				-5	5	V
Continuous shunt amplifier input pin voltage (SNx, SPx)				-1	1	V
Transient 200-ns shunt amplifier input pin voltage (SNx, SPx)				-5	5	V

7.1 Absolute Maximum Ratings
at T_A = -40°C to +125°C (unless otherwise noted)⁽¹⁾

GATE DRIVER	MIN	MAX	UNIT
Power supply pin voltage (VM)	-0.3	80	V
Voltage differential between ground pins (AGND, BCND, DGND, PGND)	-0.3	0.3	V
MOSFET drain sense pin voltage (VDRAIN)	-0.3	102	V

