


DRAFTER:	K. SINCERBOX	DATE:	2018				DIMENSIONS IN MILLIMETERS		
DESIGNER:		DATE:				TEXAS INSTRUMENTS		N	IDENTITY UMBER
CHECKER:	K. SINCERBOX	DATE:	2018			SEMICONDUCTOR OPE	RATIONS	0	1295
ENGINEER:	A. TORMA	DATE:	2018	ePOD, DGV0056A / TVSOP					
APPROVED:	D. CHIN & E. LEE	DATE:	2018	56 PIN, 0.4 MM PITCH					
RELEASED:	WDM	DATE:	2018						
TEMPLATE IN	IFO: EDGE# 4218519	DATE:	04/07/2016	NTS	A	422024	0	A	PAGE 1 of 5



SMALL OUTLINE PACKAGE



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



