




DATA BOOK PACKAGE OUTLINE

PREVIEW

DRAFTER: K. SINCERBOX	DATE: 2018			DIMENSIONS IN MILLIMETERS		
DESIGNER:	DATE:	 TEXAS INSTRUMENTS <small>SEMICONDUCTOR OPERATIONS</small>		<small>CODE IDENTITY NUMBER</small> 01295		
CHECKER: K. SINCERBOX	DATE: 2018	ePOD, DGV0056A / TVSOP 56 PIN, 0.4 MM PITCH				
ENGINEER: A. TORMA	DATE: 2018					
APPROVED: D. CHIN & E. LEE	DATE: 2018					
RELEASED: WDM	DATE: 2018					
TEMPLATE INFO: EDGE# 4218519	DATE: 04/07/2016	<small>SCALE</small> NTS	<small>SIZE</small> A	4220240	<small>REV</small> A	<small>PAGE</small> 1 OF 5



4220240/A 02/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-194.

EXAMPLE BOARD LAYOUT

DGV0056A

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGV0056A

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 8X

4220240/A 02/2018

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

REVISIONS

REV	DESCRIPTION	ECR	DATE	ENGINEER / DRAFTER
A	RELEASE NEW DRAWING	2171729	2018	A. TORMA / K. SINCERBOX

PREVIEW