




1MUX vs 2 MUX cascaded in SPI application


Structure of 1MUX in SPI application


















Structure of 2MUX cascaded in SPI application





Microchip


- 1 1V +2.00
- 2 1V +0.00
- 3 1V -2.00
- 4 1V -3.00

H 4us +3.174us

T 1.009 V File Review S/R: 250 MS/s







1 1V +2.00 2 1V +0.00 3 1V -2.00 4 1V -3.00

Microchip Data hold time: 490.743ns

H 100ns +75.302ns

T 867 mV File Review S/R: 250 MS/s


@:1.263V
Δ:2.001V
@:-416.523ns
Δ:490.743ns


CS

SCLK

SI/SIO0

SO/SIO1





If jump the clk and by pass 2 MUX

