


LMK03328



RESETN_SW

SYNCN_SW

	Output Muxes	Output Dividers	DIFF / 1.8V LVCMOS Output Drivers	
PLL1 PLL1 Post-Div Out 1066 MHz 5330 MHz	PLL2 <input type="checkbox"/> CH01PwDN	10 <input type="checkbox"/> DIV01_DDLY	Auto Mute: Enable Disable DIFF(LVDS)/CMOS(Hi-Z) Mute Level: DIFF(Vcm)/CMOS(V+/Vol) HCSL(ExtTerm)/CMOS(Hi-Z)	p n OUT0 _____ MHz
PLL2 PLL2 Post-Div Out 1250 MHz 5000 MHz	PLL2 <input type="checkbox"/> CH23PwDN	10 <input type="checkbox"/> DIV23_DDLY	Auto Mute: Enable DIFF DIFF(LVDS)/CMOS(Hi-Z) Mute Level: DIFF(Vcm)/CMOS(V+/Vol) HCSL(ExtTerm)/CMOS(Hi-Z)	p n OUT2 125 MHz p n OUT3 125 MHz
PRIREF 100 MHz	PRIREF <input type="checkbox"/> CH4PwDN	4 <input type="checkbox"/> DIV4_DDLY	Auto Mute: Enable HCSL HCSL/CMOS(V+) Mute Level: DIFF(Vcm)/CMOS(V+/Vol) HCSL(ExtTerm)/CMOS(Hi-Z)	p n OUT4 100 MHz
SECREF 50 MHz	PRIREF <input type="checkbox"/> CH5PwDN	4 <input type="checkbox"/> DIV5_DDLY	Auto Mute: Enable HCSL HCSL/CMOS(V+) Mute Level: DIFF(Vcm)/CMOS(V+/Vol) HCSL(50ohm)/CMOS(Vol)	p n OUT5 100 MHz
NOTE: When PRI or SEC REF is selected by an Output Mux, the PLL and Output Divider are bypassed.	PLL1 <input type="checkbox"/> CH6PwDN	4 <input type="checkbox"/> DIV6_DDLY	Auto Mute: Enable DIFF DIFF(LVDS)/CMOS(Hi-Z) Mute Level: DIFF(Vcm)/CMOS(V+/Vol) HCSL(ExtTerm)/CMOS(Hi-Z)	p n OUT6 266.5 MHz
	PLL1 <input type="checkbox"/> CH7PwDN	4 <input type="checkbox"/> DIV7_DDLY	Auto Mute: Enable DIFF DIFF(LVDS)/CMOS(Hi-Z) Mute Level: DIFF(Vcm)/CMOS(V+/Vol) HCSL(ExtTerm)/CMOS(Hi-Z)	p n OUT7 266.5 MHz

Register Types

- EEPROM BASE Register (red)
- EEPROM PAGE Register (black)

TIP: For optimal jitter performance on OUTx channels, arrange OUT clocks carefully:


- Place identical OUT frequencies on adjacent OUT channels
- Separate different OUT freqs to minimize crosstalk (direct coupling or inter-mod spurs)

Output Mode Legend

DIFF: LVDS, CML, LVPECL mode **V+:** CMOS Normal Polarity **Vcm:** Static Common Mode

CMOS: 1.8V LVCMOS on OUTx_P/N **V-:** CMOS Inverted Polarity **Vol:** Static Low State

Power-up sequence



Green: 3.3V

Yellow: 1.8V

Blue: 1.8V(PDN)

PDN is delayed with
External 0.1uF.
 $200\text{k}\Omega$ (internal) \times 0.1uF
=20ms(63% charged)