







How to Build a Schematic for the LMK05318B





The recommended pin terminations for the LMK05318B schematic are as follows.




Notes:



1. P = Power, G = Ground, I = Input, O = Output, I/O = Input or Output, A = Analog, S = Configuration.






PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback
NAME	NO.				
POWER					
VDDO_01	18	P	<p>These pins power the outputs.</p> <p>1. Place a 0.1 uF capacitor close to the supply</p> <p>2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk</p> <p>3. Place a 10 uF decoupling capacitor</p> <p>4. Place a 0.1 uF decoupling capacitor close to each power pin.</p> <p>NOTE: Outputs with the same frequencies can share steps 1-3 above, but each pin requires its own 0.1 uF (step 4).</p>	<p>Step 1-3:</p>  <p>Step 4:</p> <p>VDDOx = 1.8, 2.5, or 3.3 V (DIFF or HCSL) VDDOx = 1.8 V (1.8-V LVCMOS)</p> 	
VDDO_23	19	P			
VDDO_4	37	P			
VDDO_5	40	P			
VDDO_6	43	P			
VDDO_7	46	P			


VDD_XO	33	P	<p>Power supply for XO</p> <ol style="list-style-type: none">1. Place a 0.1 uF capacitor close to the supply2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk3. Place a 10 uF decoupling capacitor4. Place a 0.1 uF decoupling capacitor close to the pin.	<p>Step 1-3:</p>  <p>Step 4:</p> 	
VDD_PLL1	27	P	<p>Power supply for APLL1</p> <ol style="list-style-type: none">1. Place a 0.1 uF capacitor close to the supply2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk3. Place a 10 uF decoupling capacitor4. Place a 0.1 uF decoupling capacitor close to the pin.	<p>Step 1-3:</p>  <p>Step 4:</p> 	

VDD_PLL2	36	P	<p>Power supply for APLL2</p> <ol style="list-style-type: none"> 1. Place a 0.1 uF capacitor close to the supply 2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk 3. Place a 10 uF decoupling capacitor 4. Place a 0.1 uF decoupling capacitor close to the pin. 	<p>Step 1-3:</p>  <p>Step 4:</p> 	
VDD_DIG	4	P	<p>Power supply for digital</p> <ol style="list-style-type: none"> 1. Place a 1 uF capacitor close to the supply 2. Place a 0.1 uF decoupling capacitor close to the pin. 	<p>Step 1:</p>  <p>Step 2:</p> 	

VDD_IN	5	P	<div>Power supply for inputs</div> <div><div>1. Place a 0.1 uF capacitor close to the supply</div><div>2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk</div><div>3. Place a 10 uF decoupling capacitor</div><div>4. Place a 0.1 uF decoupling capacitor close to the pin.</div></div>	<div><div>Step 1-3:</div></div> <div><div>Step 4:</div></div>	
DAP	PAD	G	<div>Tie GND (DAP) to GND</div>		

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback
NAME	NO.				
CORE BLOCKS					
LF1	29	A	1. Place a 470 nF capacitor on LF1 NOTE: This is the external loop filter capacitor for APLL1		
LF2	34	A	1. Place a 100 nF capacitor on LF2 NOTE: This is the external loop filter capacitor for APLL2		
CAP_DIG	3	A	1. Place a 10 uF capacitor on CAP_DIG NOTE: This is the external bypass capacitor for Digital Core Logic		
CAP_PLL1	28	A	1. Place a 10 uF capacitor on CAP_PPL1 NOTE: This is the external bypass capacitor for APLL1 VCO		
CAP_PLL2	35	A	1. Place a 10 uF capacitor on CAP_PPL2 NOTE: This is the external bypass capacitor for APLL2 VCO		

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback												
NAME	NO.																
INPUT BLOCKS																	
XO_P	31	I	XO/TCXO/OCXO Input 1. Please select a termination shown on the right that matches your XO input type.	 <table><thead><tr><th>VDD</th><th>R1 (Ω)</th><th>R2 (Ω)</th></tr></thead><tbody><tr><td>3.3 V</td><td>125</td><td>375</td></tr><tr><td>2.5 V</td><td>0</td><td>open</td></tr><tr><td>1.8 V</td><td>0</td><td>open</td></tr></tbody></table> <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-8. Single-Ended LVCMOS to XO Input (XO_P)</p>	VDD	R1 (Ω)	R2 (Ω)	3.3 V	125	375	2.5 V	0	open	1.8 V	0	open	
VDD	R1 (Ω)	R2 (Ω)															
3.3 V	125	375															
2.5 V	0	open															
1.8 V	0	open															
XO_N	32	I															
PRIREF_P	6	I	Clock Inputs 1. Please select a termination shown on the right that matches your input format type.	 <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-9. Single-Ended LVCMOS (1.8, 2.5, 3.3 V) to Reference (PRIREF_P/SECREP_P)</p>													
PRIREF_N	7	I		 <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-10. DC-Coupled LVPECL to Reference (PRIREF_P/SECREP_P) or XO Inputs</p>													
SECREP_P	10	I		 <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-11. DC-Coupled LVDS to Reference (PRIREF/SECREP) or XO Inputs</p>													
SECREP_N	11	I		 <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-12. DC-Coupled CML (Source Terminated) to Reference (PRIREF/SECREP) or XO Inputs</p>													




Copyright © 2020, Texas Instruments Incorporated

Figure 9-13. HCSL (Load Terminated) to Reference (PRIREF/SECREf) or XO Inputs






Driver	R _B (Ω)
LVDS	open
CML*	open
3.3-V LVPECL	150
2.5-V LVPECL	82
HCSL	50


*CML driver has 50-Ω pull-up



Copyright © 2020, Texas Instruments Incorporated

Figure 9-14. AC-Coupled Differential to Reference (PRIREF/SECREf) or XO Inputs

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback
NAME	NO.				
OUTPUT BLOCKS					
OUT0_P	14	O	<div>Clock Outputs</div> <div>1. Please select a termination shown on the right that matches your output format type.</div>	 <p>Figure 9-26. 1.8-V LVCMOS Output to 1.8-V LVCMOS Receiver</p>	
OUT0_N	15	O		 <p><small>Copyright © 2020, Texas Instruments Incorporated</small></p> <p>Figure 9-27. AC-LVDS Output to LVDS Receiver With Internal Termination/Biasing</p>	
OUT1_P	17	O		 <p><small>Copyright © 2020, Texas Instruments Incorporated</small></p> <p>Figure 9-28. AC-CML Output to CML Receiver With Internal Termination/Biasing</p>	
OUT1_N	16	O		 <p><small>Copyright © 2020, Texas Instruments Incorporated</small></p> <p>Figure 9-29. AC-LVPECL Output to LVPECL Receiver With External Termination/Biasing</p>	
OUT2_P	20	O		 <p><small>Copyright © 2020, Texas Instruments Incorporated</small></p> <p>If HCSL Internal Termination (50-Ω to GND) is enabled, short 33-Ω and remove 50-Ω external resistors.</p> <p>Figure 9-30. HCSL Output to HCSL Receiver With External Source Termination</p>	
OUT2_N	21	O			
OUT3_P	23	O			
OUT3_N	22	O			
OUT4_P	39	O			
OUT4_N	38	O			
OUT5_P	42	O			
OUT5_N	41	O			
OUT6_P	45	O			
OUT6_N	44	O			
OUT7_P	48	O			
OUT7_N	47	O			

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback											
NAME	NO.															
LOGIC CONTROL/STATUS																
HW_SW_CTRL	9	I	<p>The HW_SW_CTRL can be tied to GND, tied to VCC, or left floating. Please observe the table below to determine what setting is selected for each termination.</p> <div><p>6.1 Device Start-Up Modes</p><p>The HW_SW_CTRL input pin selects the device start-up mode that determines the memory page (EEPROM or ROM) used to initialize the registers, the serial interface, and the logic pin functions at power-on reset. The initial register settings determine the frequency configuration of the device on start-up. After start-up, the device registers can be accessed through the serial interface for device monitoring and programming, and the logic pins will function as defined by the selected mode.</p><p>Table 6-2. Device Start-Up Modes</p><table><tr><th>HW_SW_CTRL INPUT LEVEL⁽¹⁾</th><th>START-UP MODE</th><th>MODE DESCRIPTION</th></tr><tr><td>0</td><td>EEPROM + I²C (Soft pin mode)</td><td>Registers are initialized from EEPROM, and I²C interface is enabled. Logic pins:<ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b)• GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high)• STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output</td></tr><tr><td>Float (V_{IM})</td><td>EEPROM + SPI (Soft pin mode)</td><td>Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins:<ul style="list-style-type: none">• SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS: SPI Chip Select (SCS)• GPIO2/SDO/FINC: SPI Data Out (SDO)</td></tr><tr><td>1</td><td>ROM + I²C (Hard pin mode)</td><td>Registers are initialized from the ROM page selected by GPIO pins, and I²C interface is enabled. Logic pins:<ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR.• After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0.</td></tr></table><p>(1) The input levels on these pins are sampled only during POR. (2) FINC and FDEC pins are only available when DCO mode and GPIO pin control are enabled by registers.</p></div>	HW_SW_CTRL INPUT LEVEL ⁽¹⁾	START-UP MODE	MODE DESCRIPTION	0	EEPROM + I ² C (Soft pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b)• GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high)• STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output	Float (V _{IM})	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS: SPI Chip Select (SCS)• GPIO2/SDO/FINC: SPI Data Out (SDO)	1	ROM + I ² C (Hard pin mode)	Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR.• After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0.	
HW_SW_CTRL INPUT LEVEL ⁽¹⁾	START-UP MODE	MODE DESCRIPTION														
0	EEPROM + I ² C (Soft pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b)• GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high)• STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output														
Float (V _{IM})	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS: SPI Chip Select (SCS)• GPIO2/SDO/FINC: SPI Data Out (SDO)														
1	ROM + I ² C (Hard pin mode)	Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR.• After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0.														
PDN	13	I	<p>Device power down (Active Low)</p> <p>1. It is recommended to place a 0.01 uF capacitor on the PD#</p> <div></div>													

SDA/SDI	25	I/O	<div>SPI or I²C Data (SDA)</div> <div>For the SPI interface: 1. Place a 100-ohm series resistor 2. Place a 33-pF capacitor to GND</div> <div>For the I2C interface: 1. Place a 4.7 kohm resistor tied to V_{cc}</div>	<div><div><div><div><div><div>SDIO MCU</div><div>R12</div><div>100</div></div><div></div><div><div>SDIO (SDA)</div><div>C15</div><div>33pF</div></div><div></div><div><div>GND</div><div></div></div></div></div><div><div><div>SCK MCU</div><div>R13</div><div>100</div></div><div></div><div><div>SCK (SCL)</div><div>C16</div><div>33pF</div></div><div></div><div><div>GND</div><div></div></div></div></div><div>Input filters recommended for SPI communication to prevent cross-contamination to APLL2 VCO through LF2 pin; not required for I2C</div></div>	
SCL/SCK	26	I	<div>SPI or I²C Clock (SCL)</div> <div>For the SPI interface: 1. Place a 100-ohm series resistor 2. Place a 33-pF capacitor to GND</div> <div>For the I2C interface: 1. Place a 4.7 kohm resistor tied to V_{cc}</div>	<div><div><div><div>to +3.3 V</div><div></div><div><div>R7</div><div>4.70k</div></div><div></div><div><div>R8</div><div>4.70k</div></div><div></div><div><div>SDIO (SDA)</div><div>SCK (SCL)</div></div></div></div></div>	

GPIO0/SYNCN	12	I	<div>Please observe the table below to determine what setting is selected for each termination.</div> <div><div>6.1 Device Start-Up Modes</div><div>The HW_SW_CTRL input pin selects the device start-up mode that determines the memory page (EEPROM or ROM) used to initialize the registers, the serial interface, and the logic pin functions at power-on reset. The initial register settings determine the frequency configuration of the device on start-up. After start-up, the device registers can be accessed through the serial interface for device monitoring and programming, and the logic pins will function as defined by the selected mode.</div><div>Table 6-2. Device Start-Up Modes</div><table><tr><th>HW_SW_CTRL INPUT LEVEL⁽¹⁾</th><th>START-UP MODE</th><th>MODE DESCRIPTION</th></tr><tr><td>0</td><td>EEPROM + I²C (Soft pin mode)</td><td>Registers are initialized from EEPROM, and I²C interface is enabled. Logic pins:<ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b)• GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high)• STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output</td></tr><tr><td>Float (V_{IM})</td><td>EEPROM + SPI (Soft pin mode)</td><td>Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins:<ul style="list-style-type: none">• SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS: SPI Chip Select (SCS)• GPIO2/SDO/FINC: SPI Data Out (SDO)</td></tr><tr><td>1</td><td>ROM + I²C (Hard pin mode)</td><td>Registers are initialized from the ROM page selected by GPIO pins, and I²C interface is enabled. Logic pins:<ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR.• After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0.</td></tr></table><div><div>(1)</div><div>The input levels on these pins are sampled only during POR.</div></div><div><div>(2)</div><div>FINC and FDEC pins are only available when DCO mode and GPIO pin control are enabled by registers.</div></div></div>	HW_SW_CTRL INPUT LEVEL ⁽¹⁾	START-UP MODE	MODE DESCRIPTION	0	EEPROM + I ² C (Soft pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b)• GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high)• STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output	Float (V _{IM})	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS: SPI Chip Select (SCS)• GPIO2/SDO/FINC: SPI Data Out (SDO)	1	ROM + I ² C (Hard pin mode)	Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR.• After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0.	
HW_SW_CTRL INPUT LEVEL ⁽¹⁾	START-UP MODE	MODE DESCRIPTION														
0	EEPROM + I ² C (Soft pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b)• GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high)• STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output														
Float (V _{IM})	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK)• GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used.• GPIO1/SCS: SPI Chip Select (SCS)• GPIO2/SDO/FINC: SPI Data Out (SDO)														
1	ROM + I ² C (Hard pin mode)	Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none">• SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain)• GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR.• After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0.														
GPIO1/SCS	24	I														
GPIO2/SDO/FINC	30	I/O														
STATUS0	1	I/O	Each output has programmable status signal selection, driver type (3.3-V LVCMOS or open-drain), and status polarity. Open-drain requires an external pullup resistor. Leave pin floating if unused. In I2C mode, the STATUS1/FDEC pin can function as a DCO mode control input pin. See Table 6-2 above for more details.													
STATUS1/FDEC	2	I/O														
REFSEL	8	I	<div>REFSEL can be tied to GND, tied to VCC, or left floating.</div> <div><div>1.</div><div>REFSEL = 0 (select PRIREF as input)</div></div> <div><div>2.</div><div>REFSEL = 1 (select SECREF as input)</div></div> <div><div>3.</div><div>REFSEL = Float or VIM (Auto Select input)</div></div> <div>This control pin must be enabled by register default or programming. Leave pin floating if unused.</div>													