
How to Build a Schematic for the LMK05318B

The recommended pin terminations for the LMK05318B schematic are as follows.

Notes:

1. P = Power, G = Ground, I = Input, O = Output, I/O = Input or Output, A = Analog, S = Configuration.

PIN		TYPE	DESCRIPTION PIN TERMINATION		TI Feedback
NAME	NO.				
POWER	•	•			
VDDO_01	18	P	These pins power the outputs. 1. Place a 0.1 uF	Step 1-3: 1.8/2.5/3.3V FB5 WDDO**	
VDDO_23	19	P	capacitor close to the supply 2. Place a ferrite bead (recommended 220 ohm) to reduce	C25 220 ohm C26 10µF	
VDDO_4	37	P	crosstalk 3. Place a 10 uF decoupling capacitor 4. Place a 0.1 uF decoupling capacitor	<u>=</u> <u>=</u> <u>=</u> <u>Step 4:</u>	
VDDO_5	40	P	close to each power pin. NOTE: Outputs with the same frequencies can	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
VDDO_6	43	P	share steps 1-3 above, but each pin requires its own 0.1 uF (step 4).		
VDDO_7	46	P			





VDD_PLL2	36	P	Power supply for APLL2	Step 1-3:
			 Place a 0.1 uF capacitor close to the supply Place a ferrite bead (recommended 220 ohm) to reduce crosstalk Place a 10 uF decoupling capacitor Place a 0.1 uF decoupling capacitor close to the pin. 	3.3V FB4 VDDPLL2 220 ohm C21 10μF 0.1μF C7 VDDDIG VDD DIG VDD DIG VDD IN VDD DIG VDD IN VDD PLL1 VDD PLL1 VDD PLL1 VDD PLL1 VDD PLL1 VDD PLL1 VDD PLL2
VDD_DIG	4	P	Power supply for digital 1. Place a 1 uF capacitor close to the supply 2. Place a 0.1 uF decoupling capacitor close to the pin.	Step 1: VDDDIG VDDDIG C24 1μF
				Step 2: 0.1 μF C1 VDDDIG 4 0.1 μF C7 VDDIN 5 0.1 μF C9 VDDPLL1 27 0.1 μF C1 VDDPLL2 36 VDD_PLL1 VDD_PLL2

VDD_IN	5	P	Power supply for inputs 1. Place a 0.1 uF capacitor close to the supply 2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk 3. Place a 10 uF decoupling capacitor 4. Place a 0.1 uF decoupling capacitor close to the pin.	Step 1-3: 3_3V FB1 VDDIN C3 0.1 μF 10 μF 0.1 μF C7 VDDDIG VDD_DIG VDD_DIG VDD_IN VDD_DIG VDD_IN VDD_PIL1 O.1 μF C1 VDDPLL1 27 O.1 μF C1 VDDPLL1 VDD_PIL2	
DAP	PAD	G	Tie GND (DAP) to GND	PAD 49	

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback
NAME	NO.				
CORE BLOCKS	;				
LF1	29	A	 Place a 470 nF capacitor on LF1 NOTE: This is the external loop filter 	0.47uF C22 29 IE1	
			capacitor for APLL1	0.1.E C22	
LF2	34	A	 Place a 100 nF capacitor on LF2 NOTE: This is the external loop filter capacitor for APLL2 	— U.Tur C23 34 LF2	
CAP_DIG	3	A	 Place a 10 uF capacitor on CAP_DIG NOTE: This is the external bypass capacitor for Digital Core Logic 		
CAP_PLL1	28	A	Place a 10 uF capacitor on CAP_PPL1 NOTE: This is the external bypass capacitor for APLL1 VCO	10μF 10μF 10μF 10μF C16 C17 CAP_PLL1 CAP_PLL2	
CAP_PLL2	35	A	Place a 10 uF capacitor on CAP_PPL2 NOTE: This is the external bypass capacitor for APLL2 VCO	<u>=</u>	

PIN		TYPE DESCRIPTION		PIN TERMINATION	TI Feedback	
NAME	NO.	1				
INPUT BLOCKS						
XO_P	31	I	1. Please select a	$\begin{array}{c c} VDD \\ \hline \\ LVCMOS \\ Driver \\ (R_{Outr}) \\ \hline \\ Rs = 50 - R_{OUT} \\ \hline \\ Rs = 50 - R_{OUT} \\ \hline \end{array}$		
XO_N	32	I	on the right that matches your XO input type.	matches your XO	VDD R1 (Ω) R2 (Ω) 3.3 V 125 375 2.5 V 0 open 1.8 V 0 open Copyright © 2020, Texas Instruments Incorporated	
PRIREF_P	6	T	Clock Inputs	Figure 9-8. Single-Ended LVCMOS to XO Input (XO_P)		
PRIREF_P	O	1	1. Please select a termination shown on the right that matches your input format type.	3.3V LVCMOS Rs Driver LMK05318B Copyright © 2020, Texas Instruments Incorporated Figure 9-9. Single-Ended LVCMOS (1.8, 2.5, 3.3 V) to Reference (PRIREF_P/SECREF_P)		
PRIREF_N	7	I		LVPECL Driver LVPECL LMK05318B 50 Ω \$\leq 50 \Omega\$		
				Figure 9-10. DC-Coupled LVPECL to Reference (PRIREF_P/SECREF_P) or XO Inputs LVDS Driver LVDS Driver LVDS Driver		
SECREF_P	10	I		Copyright © 2020, Texas Instruments Incorporated		
				Figure 9-11. DC-Coupled LVDS to Reference (PRIREF/SECREF) or XO Inputs CML CML LMK05318B Copyright © 2020, Texas Instruments Incorporated Figure 9-12. DC-Coupled CML (Source Terminated) to Reference (PRIREF/SECREF) or XO Inputs		
SECREF_N	11	I				





PIN TY		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback
NAME	NO.		DESCRIPTION		11 1 couples
LOGIC CONTRO	<u> </u>	CUS			
HW_SW_CTRL	9	I	6.1 Device Start-Up M The HW_SW_CTRL inputor ROM) used to initialize initial register settings de	t pin selects the device start-up mode that determines the memory page (EEPROM the registers, the serial interface, and the logic pin functions at power-on reset. The ermine the frequency configuration of the device on start-up. After start-up, the device through the serial interface for device monitoring and programming, and the logic pins	
			HW_SW_CTRL START-U	Table 6-2. Device Start-Up Modes	
			Float (Soft pin mode) Float (Soft pin mode) Float (V _{IM}) ROM + I ² C (Hard pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: SDA/SDI, SCL/SCK: I ² C Data, I ² C Clock (open-drain) GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. GPIO1/SCS (1): I ² C Address LSB Select (Low = 00b, Float = 01b, High = 10b) GPIO2/SDO/FINC (2): DPLL DCO Frequency Increment (active high). STATUS1/FDEC (2): DPLL DCO Frequency Decrement (active high), or Status output Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK) GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. GPIO1/SCS: SPI Chip Select (SCS) GPIO2/SDO/FINC: SPI Data Out (SDO) Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: SDA/SDI, SCL/SCK: I ² C Data, I ² C Clock (open-drain)	
PDN	13	Ι	Device power down (Active Low) 1. It is recommended	PD#	
			to place a 0.01 ul capacitor on the PD#	0.01uF GND	

SDA/SDI	25	I/O	SPI or I ² C Data (SDA)	SPI Interface:
			For the SPI interface: 1. Place a 100-ohm series resistor 2. Place a 33-pF capacitor to GND For the I2C interface: 1. Place a 4.7 kohm resistor tied to V	SDIO MCU R12 100 C15 33pF GND SCK MCU R13 100 Input filters recommended for SPI communication to prevent cross-contamination to APLL2 VCO through LF2 pin; not required for EC C16 33pF
SCL/SCK	26	I	resistor tied to V _{cc} SPI or I ² C Clock (SCL) For the SPI interface: 1. Place a 100-ohm series resistor 2. Place a 33-pF capacitor to GND For the I2C interface: 1. Place a 4.7 kohm resistor tied to V _{cc}	12C Interface: 10 +3.3 V R7 R8 4.70k SDIO (SDA) SCK (SCL)

GPIO0/SYNCN	N 12 I Please observe the table below to determine what setting is selected for each termination.			ng is selected for each termination.		
			6.1 Device Start-Up Modes The HW_SW_CTRL input pin selects the device start-up mode that or ROM) used to initialize the registers, the serial interface, and the loginitial register settings determine the frequency configuration of the device registers can be accessed through the serial interface for device monitor will function as defined by the selected mode.	gic pin functions at power-on reset. The ice on start-up. After start-up, the device		
			Table 6-2. Device Start-Up Mod	es		
			HW_SW_CTRL START-UP MODE MODE DES	CRIPTION		
GPIO1/SCS	24	I	Registers are initialized from EEPROM, and I ² C int Logic pins: SDA/SDI, SCL/SCK: I ² C Data, I ² C Clock (oper GPIO0/SYNCN: Output SYNC Input (active low GPIO1/SCS (1): I ² C Address LSB Select (Low GPIO2/SDO/FINC (2): DPLL DCO Frequency Ir STATUS1/FDEC (2): DPLL DCO Frequency De	-drain)). Pull up externally if not used. 100b, Float = 01b, High = 10b) crement (active high)		
			Float (V _{IM}) EEPROM + SPI (Soft pin mode) (Soft pin mode) Registers are initialized from EEPROM, and SPI in Logic pins: • SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI CI • GPI00/SYNCN: Output SYNC Input (active low GPI01/SCS: SPI Chip Select (SCS) • GPI02/SD0/FINC: SPI Data Out (SDO)	ock (SCK)		
GPIO2/SDO/FINC	30	30	30	I/O	Registers are initialized from the ROM page select Logic pins: SDA/SDI, SCL/SCK: I ² C Data, I ² C Clock (oper GPIO[2:0] (1): ROM Page Select Inputs (000b to After POR, GPIO2/SDO/FINC and STATUS1/F HW_SW_CTRL = 0.	-drain) p 111b) during POR.
	(1) The input levels on these pins are sampled only during POR. (2) FINC and FDEC pins are only available when DCO mode and GPIO pin control are enabled by registers.					
STATUS0	1	I/O	Each output has programmable status signal selection, open-drain), and status polarity. Open-drain requires a	n external pullup resistor. Leave pin		
STATUS1/FDEC	2	I/O	floating if unused. In I2C mode, the STATUS1/FDEC pin can function as a DCO mode control input pin. See Table 6-2 above for more details.			
REFSEL	8	 REFSEL = 0 (select PRIREF as input) REFSEL = 1 (select SECREF as input) REFSEL = Float or VIM (Auto Select input) 				
		This control pin must be enabled by register default or programming. Leave pin floating if unused.				