

Electrical Characteristics (continued)

Unless otherwise specified: Vcc = 3.3 V ± 5%, Vcco = 3.3 V ± 5%, 2.5 V ± 5%, -40 °C ≤ T<sub>A</sub> ≤ 85 °C, CLKIn driven differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, T<sub>A</sub> = 25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1)(6)</sup>

PARAMETER	TEST CONDITIONS	MIN			MAX			UNIT
		TYP	MIN	MAX	TYP	MIN	MAX	
<b>LVPECL OUTPUTS (CLKOutA[CLKOutA<sup>+</sup>], CLKOutB[CLKOutB<sup>+</sup>])</b>								
Maximum Output Frequency	V <sub>CC</sub> ≥ 500 mV, Full V <sub>OP</sub> Swing <sup>(5)(10)</sup>	1.0	1.2					GHz
Maximum Output Frequency Reduced V <sub>OP</sub> Swing <sup>(5)(10)</sup>	V <sub>OP</sub> ≥ 400 mV, R <sub>L</sub> = 100 Ω differential	1.5	3.1					GHz
Additive RMS Jitter, Integration Bandwidth 10 kHz to 20 MHz <sup>(9)(11)(12)</sup>	V <sub>CC</sub> = 2.5 V ± 5%, R <sub>L</sub> = 91 Ω to GND, R <sub>L</sub> = 160 Ω to GND, R <sub>L</sub> = 100 Ω differential	54	78					fs
Additive RMS Jitter, Integration Bandwidth 1 MHz to 20 MHz <sup>(11)</sup>	V <sub>CC</sub> = 3.3 V, R <sub>L</sub> = 160 Ω to GND, R <sub>L</sub> = 100 Ω differential	30	64					fs
Additive RMS Jitter with LVPECL clock source from LMK03806 <sup>(1)(13)</sup>	V <sub>CC</sub> = 3.3 V, R <sub>L</sub> = 160 Ω to GND, R <sub>L</sub> = 100 Ω differential	51	20					fs
Noise Floor	V <sub>CC</sub> = 3.3 V, R <sub>L</sub> = 160 Ω differential	-182.5	-158.1					dBc/Hz
DUTY	50% input clock duty cycle	45%	55%					
Output High Voltage	T <sub>A</sub> = 25 °C, DC Measurement, R <sub>L</sub> = 50 Ω to V <sub>CC</sub> - 2 V	1.2	0.9	0.7				V
Output Low Voltage		2.0	1.75	1.5				V
Output Voltage Swing <sup>(5)</sup>		600	830	1000				mV

- (10) See *Typical Characteristics* for output operation over frequency.
- (11) For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J<sub>add</sub>) is calculated using Method #1: J<sub>add</sub> = SQRT((J<sub>out</sub>)<sup>2</sup> - J<sub>source</sub>)<sup>2</sup>, where J<sub>out</sub> is the total RMS jitter measured at the output driver and J<sub>source</sub> is the RMS jitter of the clock source applied to the LVPECL clock input condition. Additive RMS Jitter is approximated using Method #2: J<sub>add</sub> = SQRT((J<sub>out</sub> phase) / J<sub>source</sub> phase) - 1. For the 825 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: J<sub>add</sub> = SQRT((J<sub>out</sub> phase) / J<sub>source</sub> phase) - 1. Power can be calculated as dBc = Noise Floor + 10log<sub>10</sub>(20 MHz - 1 MHz). The additive RMS jitter was approximated for 825 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the Noise Floor vs. CLKIn Slew Rate and RMS Jitter vs. CLKIn Slew Rate plots in *Typical Characteristics*.
- (12) 100 MHz and 156.25 MHz input source from Rohde & Schwarz SMA100A Low-Noise Signal Generator and Sine-to-Square-wave Conversion block.
- (13) 156.25 MHz LVPECL clock source from LMK03806 with 20 MHz crystal reference (crystal part number: ECS-200-20-308U-DU).
- (14) J<sub>source</sub> = 190 fs RMS (10 MHz to 1 MHz) and 195 fs RMS (12 MHz to 20 MHz). Refer to the LMK03806 datasheet for more information. The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 3 MHz due to measurement equipment limitations.
- (15) LVPECL LVDS will degrade as the clock input slew rate is reduced, compared to a single-ended clock, a differential clock input (LVPECL LVDS) will degrade as the clock input slew rate is reduced. LVPECL LVDS will demonstrate common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.

Electrical Characteristics (continued)

Unless otherwise specified: Vcc = 3.3 V ± 5%, Vcco = 3.3 V ± 5%, 2.5 V ± 5%, -40 °C ≤ T<sub>A</sub> ≤ 85 °C, CLKIn driven differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, T<sub>A</sub> = 25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. <sup>(1)(6)</sup>

PARAMETER	TEST CONDITIONS	MIN			MAX			UNIT
		TYP	MIN	MAX	TYP	MIN	MAX	
<b>PROPAGATION DELAY AND OUTPUT SKEW</b>								
Prop <sub>prec</sub>	Propagation Delay CLKIn-to-LVPECL <sup>(7)</sup>	190	360	540				ps
Prop <sub>LVDS</sub>	Propagation Delay CLKIn-to-LVDS <sup>(7)</sup>	200	400	600				ps
Prop <sub>HCSL</sub>	Propagation Delay CLKIn-to-HCSL <sup>(7)(16)</sup>	295	590	885				ps
Prop <sub>clocks</sub>	Propagation Delay CLKIn-to-LVCMOS <sup>(7)(16)</sup>	900	1475	2300				ps
Skew <sub>IO</sub>	Output Skew LVPECL/LVDS/HCSL <sup>(9)(16)(18)</sup>	30	50	50				ps
Skew <sub>PP</sub>	Part-to-Part Output Skew LVPECL/LVDS/HCSL <sup>(7)(16)(18)</sup>	80	120	120				ps

- (18) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.