

SNAS578D - FEBRUARY 2012-REVISED MARCH 2016 LMK00306

**Electrical Characteristics (continued)** 

Unless otherwise specified: Vcc = 3.3 V  $\pm$  5%, Vcco = 3.3 V  $\pm$  5%, 2.5 V  $\pm$  5%, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, CLKin driven differentially, input slew rate  $\geq$  3 V/ns. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, T<sub>A</sub>

	PARAMETER	TEST CC	TEST CONDITIONS	MIN	TYP	MAX	
LVPECL OUT	LVPECL OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)	An*, CLKoutBn/CLKoutB	n*)				
1 A A A A A A A A A A A A A A A A A A A	Maximum Output	V <sub>on</sub> ≥ 600 mV,	Vcco = 3.3 V $\pm$ 5%, R <sub>T</sub> = 160 $\Omega$ to GND	1.0	1.2		
TCLKout_FS	Full V <sub>OD</sub> Swing (5)(10)	$R_L = 100 \Omega$ differential	$V_{CCO} = 2.5 \text{ V } \pm 5\%$ , $R_T = 91 \Omega$ to GND	0.75	1.0		
	Maximum Output Frequency	V <sub>OD</sub> ≥ 400 mV.	$V_{CCO} = 3.3 \text{ V ± 5%},$ $R_{T} = 160 \Omega \text{ to GND}$	1.5	3.1		
CLKout_RS	Reduced Vop Swing (5)(10)	$R_L = 100 \Omega$ differential	Vcco = $2.5 \text{ V} \pm 5\%$ , R <sub>T</sub> = $91 \Omega$ to GND	1.5	2.3		
	Additive RMS Jitter,	$V_{CCO} = 2.5 \text{ V } \pm 5\%$ : R <sub>T</sub> = 91 Ω to GND.	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77	98	
JitterADD	10 kHz to 20 MHz <sup>(5)(11)(12)</sup>	Vcco = 3.3 V $\pm$ 5%: R <sub>T</sub> = 160 Ω to GND, R <sub>L</sub> = 100 Ω differential	CLKin: 156.25 MHz, Slew rate ≥ 3 V/ns		54	78	
			CLKin: 100 MHz, Slew rate ≥ 3 V/ns		59		
JitterADD	Additive RMS Jitter Integration Bandwidth	$V_{CCO} = 3.3 \text{ V},$ $R_T = 160 \Omega \text{ to GND},$ $R_L = 100 \Omega \text{ differential}$	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		64		
		ď	CLKin: 625 MHz, Slew rate > 3 V/ns		30		
Ē	Additive RMS Jitter with	Vcco = 3.3 V,	CLKin: 156.25 MHz, J <sub>SOURCE</sub> = 190 fs RMS (10 kHz to 1 MHz)		20		
Jitter <sub>ADD</sub>	from LMK03806 <sup>(11)</sup> (13)	R <sub>L</sub> = 100 Ω differential	CLKin: 156.25 MHz, J <sub>SOURCE</sub> = 195 fs RMS (12 kHz to 20 MHz)		51		
			CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-162.5		
Noise Floor	Noise Floor f <sub>OFFSET</sub> ≥ 10 MHz <sup>(14)(15)</sup>	$V_{CCO} = 3.3 \text{ V},$ $R_T = 160 \Omega \text{ to GND},$ $R_L = 100 \Omega \text{ differential}$	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-158.1		
			CLKin: 625 MHz, Slew rate ≥ 3 V/ns		-154.4		
YTUG	Duty Cycle (5)	50% input clock duty cycle	le	45%		55%	
V <sub>OH</sub>	Output High Voltage			Vcco - 1.2	Vcco - 0.9	Vcco - 0.7	
V <sub>OL</sub>	Output Low Voltage	$R_T = 25$ °C, DC Measurement, $R_T = 50 \Omega$ to Vcco - 2 V	ment,	Vcco - 2.0	Vcco - 1.75	Vcco - 1.5	
Von	Output Voltage Swing (6)			600	830	1000	

(10) See Typical Characteristics for output operation over frequency.
(11) For the 100 MHz and 156.25 MHz obock input conditions. Additive RMS Jitter (J<sub>ADD</sub>) is calculated using Method #1: J<sub>ADD</sub> = SQRT(Z)-100 MHz and 156.25 MHz obock input conditions. Additive RMS Jitter and J<sub>ADD</sub> = SQRT(Z)-100 MHz and J<sub>ADD</sub> = SQRT(Z)-

Conversion block.

(13) 156.25 MHz LVPECL clock source from LMK03806 with 20 MHz crystal reference (crystal part number: ECS-200-20-30BU-DU),
JSQUAGE: 90 is RMS (10 Hz to 1 MHz) and 195 is RMS (12 Hz to 20 MHz). Refer to the LMK03806 datasheet for more information.

(14) The notes floor of the output buffer is measured as the fair-out phase notes of the buffer. Typically this offset is 2 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.

(15) Phase moise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (IVPECL\_LUSD) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance. at the device outputs.

Copyright © 2012–2016, Texas Instruments Incorporated

Product Folder Links: LMK00306

Submit Documentation Feedback



LMK00306

SNAS578D - FEBRUARY 2012-REVISED MARCH 2016

## **Electrical Characteristics (continued)**

Unless otherwise specified: Vcc = 3.3 V ± 5%, Vcco = 3.3 V ± 5%, 2.5 V ± 5%, -40 °C ≤  $T_A$  ≤ 85 °C, CLKin driven differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V,  $T_A$  = 25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)(2)

	PARAMETER	TEST CONDITIONS	TIONS	MIN	TYP	MAX	TINU
PROPAGAT	PROPAGATION DELAY and OUTPUT SKEW	ŒW					
teD_PECT	Propagation Delay CLKin-to-LVPECL(7)	$R_T$ = 160 $\Omega$ to GND, $R_L$ = 100 $\Omega$ differential, $C_L \le 5 \text{ pF}$	Ω differential,	180	360	540	ps
tpD_LVDS	Propagation Delay CLKin-to-LVDS(7)	$R_L = 100 \Omega$ differential, CL $\leq 5 pF$	5 pF	200	400	600	ps
tpD_HCSL	Propagation Delay CLKin-to-HCSL(7)(16)	$R_T = 50 \Omega$ to GND, $C_L \le 5 pF$		295	590	885	ps
	Propagation Delay		Vcco = 3.3 V	900	1475	2300	
'PD_CMOS	CLKin-to-LVCMOS(7)(16)		Vcco = 2.5 V	1000	1550	2700	ps
	Output Skew						
tsk(O)	LVPECL/LVDS/HCSL (5)(16)(18)	Skew specified between any two CLKouts with the	two CLKouts with the		30	50	ps
tgK(pp)	Part-to-Part Output Skew	same buffer type. Load conditions per output type are the same as propagation delay specifications.	tions per output type delay specifications.		80	120	ps
" . show	(7)(16)(18)		Children water or a second			SPERSON SE	

(18) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.