


- LMK04616
- User Controls
- Raw Registers
- Operating Modes
- Generic
- EVM
- PLL1
- OSCI_n OSCOUT_n
- LOS
- Holdover
- PLL2
- Outputs
- GPIO Pin: SPI
- GPIO Pin: Status
- GPIO Pin: Sync
- GPIO Pin: CLKINSEL
- Tool: PLL1 Loop Filter
- Tool: PLL2 Loop Filter
- Tool: Frequency Planner
- Burst Mode

General Context

Field Name: PLL1_LDO_WAIT_TMR
 Register Name: R84
 Start Bit: 0
 Stop Bit : 3
 Length : 4
 Description: PLL1 LDO Wait Timer. The PLL1 LDO Wait Timer counts a number of clock cycles equal to 32* (PLL1_LDO_WAIT_TMR+31) before releasing the PLL1 NDIV and RDIV resets.

PLL1 Control




F _{IN}	F _{VCXO}	PLL1_RDIV	PLL1_NDIV	PROP MODE	PLL1_PROP	PLL1_INTG	C3
122.88 MHz	122.88 MHz	100	100	Low Pulse Mode	2	0	4.7 μF
122.88 MHz	122.88 MHz	100	100	Low Pulse Mode	10	0	4.7 μF
122.88 MHz	30.72 MHz	100	25	Low Pulse Mode	2	0	4.7 μF
122.88 MHz	30.72 MHz	100	25	Low Pulse Mode	10	0	4.7 μF


E-Mail Support @ TI

CLKIN_STAGGER_EN Disable RDIV/NDIV 50% Duty Cycle CLK Output
 CLKIN_SWRST
 PLL1_LOL_NORESET
 PLL1_RC_CLK_EN
 PLL1_RC_CLK_DIV 1
 PLL1_F_30 0=122MHz
 PLL1_LDO_WAIT_TMR 0

Lock Detection



PLL1 LOOP FILTER DESIGN



- LMK04616
- User Controls
- Raw Registers
- Operating Modes
- Generic
- EVM
- PLL1
- OSCin OSCout**
- LOS
- Holdover
- PLL2
- Outputs
- GPIO Pin: SPI
- GPIO Pin: Status
- GPIO Pin: Sync
- GPIO Pin: CLKinSEL
- Tool: PLL1 Loop Filter
- Tool: PLL2 Loop Filter
- Tool: Frequency Planner
- Burst Mode

