


Clock tree architect design report

1. Selected solution details:

1.a. Block diagram:



1.b. Solution details:

Devices	Area (mm ²)	BOM price estimate (\$)	Jitter (fs rms)	Power (mW)
LMK04832	81.00	14.960	115 Out A: 115 Out B: 115 Out C: 115 Out D: 115	825

1.c. Device details:

Devices	Area (mm ²)	BOM price estimate (\$)	Current (mA)	Power (mW)
LMK04832	81.00	14.960	250	825

1.d. Output details:

Devices	Output	Frequency	Format	Clock count	Jitter (fs rms)	Noise floor (dBc/Hz)	Deterministic phase
LMK04832	Out A: TX	160 MHz	LVDS	1	115	-159	Yes [1]
	Out B: AFE	40 MHz	LVDS	1	115	-159	Yes [1]
	Out C: SYNC	10 MHz	LVC MOS	1	115	-160	Yes [1]
	Out D: FPGA	25 MHz	LVDS	1	115	-159	Yes [1]

[1] Requires some settings at device level. Kindly, refer the datasheet.

2. Other solutions:

Devices	Area (mm ²)	BOM price estimate (\$)	Jitter (fs rms)	Power (mW)
LMK5B12204	49.00	6.500	125	1165
LMK05318	49.00	8.760	125	1139
LMK03318	49.00	6.160	200	1429
LMK04906B	81.00	5.710	200	703
LMK04816B	81.00	6.430	200	703

Devices	Area (mm ²)	BOM price estimate (\$)	Jitter (fs rms)	Power (mW)
LMK03806B	81.00	5.720	300	650
LMK05028	81.00	14.960	160	871
LMK04208	261.00	25.710	343	752
CDCE72010	261.00	28.660	58	997

3. Required system specifications and parameters:

3.a. Required output details:

Name	Format	Frequency	Clock count	Jitter (fs rms)	Noise floor (dBc/Hz)	Additional specs
Out A: TX	LVDS	160 MHz	1	1000	-50	-
Out B: AFE	LVDS	40 MHz	1	1000	-50	-
Out C: SYNC	LVC MOS	10 MHz	1	1000	-50	-
Out D: FPGA	LVDS	25 MHz	1	1000	-50	-

3.b. Input details:

One or more of the below inputs or TI oscillators may be used.

Name	Frequency	Clock count	Jitter (fs rms)	Noise floor (dBc/Hz)	Additional specs
Input A	10 MHz	1	25	-	-

3.c. System configuration options:

Application: Medical

Jitter integration bandwidth: 12 kHz to 20 MHz

Max. number of stages: 5

System features required:



Radiation hardened: Exclude

Solution scoring:

Jitter: Important, Power: Important, Price: Less important, Area: Less important

3.d. External VCO and VCXO computation parameters:


VCO attribute	Value	VCXO attribute	Value
Price (\$)	30	Price (\$)	20
Area (mm ²)	140	Area (mm ²)	180
Current (mA)	15	Current (mA)	15
Noise floor (dBc/Hz)	-156	Noise floor (dBc/Hz)	-168
Jitter (fs rms)	50	Jitter (fs rms)	50
Min frequency (MHz)	1	Frequency (MHz)	500
Max frequency (MHz)	10000	Auto pick VCXO frequency	true

Featured clocks & timing tools

Clock tree architect design tool helps you select the right clocks & timing products to design a clock tree based on user entered output, input and system specifications. Along with the clock tree structure – it provides an approximate metric for power, area, jitter and other system parameters. Users are recommended to use the below tools to help with more accurate in-depth simulations, device programming, loop filter design and configuration.

[PLLatinum Simulator Tool \(PLLATINUMSIM-SW\)](#)

The PLLATINUMSIM-SW simulator tool lets you create detailed designs and simulations of our PLLATINUM™ integrated circuits which include the LMX series of PLLs and synthesizers. Users can design active and passive filters, do detailed simulations of phase noise, purs, lock time and bode plots.



[TICS Pro Software \(TICSPRO-SW\)](#)

The TICS Pro software is used to program the evaluation modules (EVMs) for device numbers with these prefixes: CDC, LMK and LMX. These devices include PLLs and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices. Users can program EVMs through USB2ANY interface adaptor or onboard USB interface and export the programming configurations for use in end application. Even without an EVM, TICS Pro is very useful tool in determining and validating register configurations and how to set up the device.

[Clocks & timing product portfolio and additional resources](#)

Visit [Clocks & timing](#) home page to explore the full product portfolio and additional resources to help you with your designs. Also, checkout [TI Precision Labs - Clocks and timing](#) videos to learn more about clocks and timing basics, phase lock loop fundamentals, noise, network synchronizers and design tips.

Technical support



[TI E2E™ support forums](#)

Receive fast and reliable technical support from our engineers throughout every step of your design.

[Get answers now](#)

Important Notice and Disclaimer

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third-party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damage, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with TI products.