



Multiple Synchronous Clock Generation 2025.11.30 Intermind Inc.


High-precision angular velocity measurement module -1



High-precision angular velocity measurement module-2



High-precision angular velocity measurement module-3



All ADC, FPGA, and DAC clocks must be synchronized. The diagram on the left shows the initial

values. $F_a=40\text{MHz}$, $F_f=200\text{MHz}$ are fixed. $10\text{kHz} \times 4000=4\text{MHz}$. $10\text{kHz} \times 20000=200\text{MHz}$. F_d is variable $\pm$ in approximately 10Hz steps. The clocks to the ADC, FPGA, and DAC must have low jitter. The above are the conditions.

$F_d=20\text{kHz} \pm \text{ADJ}$
 $40\text{MHz}/2000=20.00\text{kHz}$.
 $40\text{MHz}/2001=19.99\text{kHz}$.
 $40\text{MHz}/1999=20.01\text{kHz}$.

The outputs of three LMK04832 are synchronized with a SYNC pulse. The three ADCs and FPGA are synchronized with the SYNC pulse. It can be done by synchronizing once at startup.