







LMK5B12204 Schematic Review





The recommended pin terminations for the LMK5B12204 schematic are as follows.




Notes:

1. P = Power, G = Ground, I = Input, O = Output, I/O = Input or Output, A = Analog, S = Configuration.






PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback
NAME	NO.				
POWER					
VDDO_0	18	P	These pins power the outputs. 1. Place a 0.1 uF capacitor close to the supply 2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk 3. Place a 10 uF decoupling capacitor 4. Place a 0.1 uF decoupling capacitor close to each power pin. NOTE: Outputs with the same frequencies can share steps 1-3 above, but each pin requires its own 0.1 uF (step 4).	<p>Step 1-3:</p>  <p>Step 4:</p> <p>VDDOx = 1.8, 2.5, or 3.3 V (DIFF or HCSSL) VDDOx = 1.8 V (1.8-V LVCMOS)</p> 	<p>We recommend placing 6 0.1 uF capacitors (one 0.1 uF for each VDDO pin) for best power supply filtering and output phase noise performance.</p> <p>We recommend outputs with different frequencies have their own filtering circuit (steps 1-3). I believe your outputs will all be the same frequency, so it is fine to share steps 1-3 for all the VDDO pins.</p>
VDDO_1	19	P			
VDDO_2	37	P			
VDDO_2	40	P			
VDDO_3	43	P			
VDDO_3	46	P			
VDDO_3	46	P			


VDD_XO	33	P	<p>Power supply for XO</p> <ol style="list-style-type: none"> 1. Place a 0.1 uF capacitor close to the supply 2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk 3. Place a 10 uF decoupling capacitor 4. Place a 0.1 uF decoupling capacitor close to the pin. 	<p>Step 1-3:</p>  <p>Step 4:</p> 	<p>We recommend each VDD pin have its own power supply filtering circuit (steps 1-4 on left) for best supply noise filtering and output clock performance. Current termination is sufficient as well.</p>
VDD_PLL1	27	P	<p>Power supply for APLL1</p> <ol style="list-style-type: none"> 1. Place a 0.1 uF capacitor close to the supply 2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk 3. Place a 10 uF decoupling capacitor 4. Place a 0.1 uF decoupling capacitor close to the pin. 	<p>Step 1-3:</p>  <p>Step 4:</p> 	<p>We recommend each VDD pin have its own power supply filtering circuit (steps 1-4 on left) for best supply noise filtering and output clock performance. Current termination is sufficient as well.</p>

VDD_PLL2	36	P	<p>Power supply for APLL2</p> <ol style="list-style-type: none"> 1. Place a 0.1 uF capacitor close to the supply 2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk 3. Place a 10 uF decoupling capacitor 4. Place a 0.1 uF decoupling capacitor close to the pin. 	<p>Step 1-3:</p>  <p>Step 4:</p> 	<p>We recommend each VDD pin have its own power supply filtering circuit (steps 1-4 on left) for best supply noise filtering and output clock performance. Current termination is sufficient as well.</p>
VDD_DIG	4	P	<p>Power supply for digital</p> <ol style="list-style-type: none"> 1. Place a 1 uF capacitor close to the supply 2. Place a 0.1 uF decoupling capacitor close to the pin. 	<p>Step 1:</p>  <p>Step 2:</p> 	<p>We recommend placing an additional 1 uF on the VDD_DIG pin.</p>

VDD_IN	5	P	<p>Power supply for inputs</p> <ol style="list-style-type: none"> 1. Place a 0.1 uF capacitor close to the supply 2. Place a ferrite bead (recommended 220 ohm) to reduce crosstalk 3. Place a 10 uF decoupling capacitor 4. Place a 0.1 uF decoupling capacitor close to the pin. 	<p>Step 1-3:</p>  <p>Step 4:</p> 	<p>We recommend each VDD pin have its own power supply filtering circuit (steps 1-4 on left) for best supply noise filtering and output clock performance. Current termination is sufficient as well.</p>
DAP	PAD	G	Tie GND (DAP) to GND		<p>Correct termination. No changes needed.</p>

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback
NAME	NO.				
CORE BLOCKS					
LF1	29	A	1. Place a 470 nF capacitor on LF1 NOTE: This is the external loop filter capacitor for APLL1		Correct termination. No changes needed.
LF2	34	A	1. Place a 100 nF capacitor on LF2 NOTE: This is the external loop filter capacitor for APLL2		Correct termination. No changes needed.
CAP_DIG	3	A	1. Place a 10 uF capacitor on CAP_DIG NOTE: This is the external bypass capacitor for Digital Core Logic		Correct termination. No changes needed.
CAP_PLL1	28	A	1. Place a 10 uF capacitor on CAP_PPL1 NOTE: This is the external bypass capacitor for APLL1 VCO		Correct termination. No changes needed.
CAP_PLL2	35	A	1. Place a 10 uF capacitor on CAP_PPL2 NOTE: This is the external bypass capacitor for APLL2 VCO		Correct termination. No changes needed.

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback												
NAME	NO.																
INPUT BLOCKS																	
XO_P	31	I	XO/TCXO/OCXO Input 1. Please select a termination shown on the right that matches your XO input type.	 <table border="1" data-bbox="1303 459 1522 550"> <thead> <tr> <th>VDD</th> <th>R1 (Ω)</th> <th>R2 (Ω)</th> </tr> </thead> <tbody> <tr> <td>3.3 V</td> <td>125</td> <td>375</td> </tr> <tr> <td>2.5 V</td> <td>0</td> <td>open</td> </tr> <tr> <td>1.8 V</td> <td>0</td> <td>open</td> </tr> </tbody> </table> <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-8. Single-Ended LVCMOS to XO Input (XO_P)</p>	VDD	R1 (Ω)	R2 (Ω)	3.3 V	125	375	2.5 V	0	open	1.8 V	0	open	Correct termination. No changes needed.
VDD	R1 (Ω)	R2 (Ω)															
3.3 V	125	375															
2.5 V	0	open															
1.8 V	0	open															
XO_N	32	I	Correct termination. No changes needed.														
PRIREF_P	6	I	Clock Inputs 1. Please select a termination shown on the right that matches your input format type.	 <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-9. Single-Ended LVCMOS (1.8, 2.5, 3.3 V) to Reference (PRIREF_P/SECREP_P)</p>	Correct termination. No changes needed.												
PRIREF_N	7	I			Correct termination. No changes needed.												
SECREP_P	10	I	 <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-10. DC-Coupled LVPECL to Reference (PRIREF_P/SECREP_P) or XO Inputs</p>	Correct termination. No changes needed.													
SECREP_N	11	I		Correct termination. No changes needed.													
SECREP_P	10	I	 <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-11. DC-Coupled LVDS to Reference (PRIREF/SECREP) or XO Inputs</p>	Correct termination. No changes needed.													
SECREP_N	11	I		 <p>Copyright © 2020, Texas Instruments Incorporated</p> <p>Figure 9-12. DC-Coupled CML (Source Terminated) to Reference (PRIREF/SECREP) or XO Inputs</p>	Correct termination. No changes needed.												




Copyright © 2020, Texas Instruments Incorporated

Figure 9-13. HCSL (Load Terminated) to Reference (PRIREF/SECREF) or XO Inputs






Driver	R_B (Ω)
LVDS	open
CML*	open
3.3-V LVPECL	150
2.5-V LVPECL	82
HCSL	50

*CML driver has 50- Ω pull-up



Copyright © 2020, Texas Instruments Incorporated

Figure 9-14. AC-Coupled Differential to Reference (PRIREF/SECREF) or XO Inputs

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback
NAME	NO.				
OUTPUT BLOCKS					
OUT0_P	17	O	Clock Outputs 1. Please select a termination shown on the right that matches your output format type.	 <p>Figure 9-26. 1.8-V LVCMOS Output to 1.8-V LVCMOS Receiver</p>	Correct termination. No changes needed.
OUT0_N	16	O		 <p>Figure 9-27. AC-LVDS Output to LVDS Receiver With Internal Termination/Biasing</p> <p><small>Copyright © 2020, Texas Instruments Incorporated</small></p>	
OUT1_P	20	O		 <p>Figure 9-28. AC-CML Output to CML Receiver With Internal Termination/Biasing</p> <p><small>Copyright © 2020, Texas Instruments Incorporated</small></p>	
OUT1_N	21	O			
OUT2_P	42	O		 <p>Figure 9-29. AC-LVPECL Output to LVPECL Receiver With External Termination/Biasing</p> <p><small>Copyright © 2020, Texas Instruments Incorporated</small></p>	
OUT2_N	41	O			
OUT3_P	45	O		 <p>Figure 9-30. HCSL Output to HCSL Receiver With External Source Termination</p> <p><small>Copyright © 2020, Texas Instruments Incorporated</small></p> <p>If HCSL Internal Termination (50-Ω to GND) is enabled, short 33-Ω and remove 50-Ω external resistors.</p>	
OUT3_N	44	O			

PIN		TYPE	DESCRIPTION	PIN TERMINATION	TI Feedback												
NAME	NO.																
LOGIC CONTROL/STATUS																	
HW_SW_CTRL	9	I	<p>The HW_SW_CTRL can be tied to GND, tied to VCC, or left floating. Please observe the table below to determine what setting is selected for each termination.</p> <p>6.1 Device Start-Up Modes</p> <p>The HW_SW_CTRL input pin selects the device start-up mode that determines the memory page (EEPROM or ROM) used to initialize the registers, the serial interface, and the logic pin functions at power-on reset. The initial register settings determine the frequency configuration of the device on start-up. After start-up, the device registers can be accessed through the serial interface for device monitoring and programming, and the logic pins will function as defined by the selected mode.</p> <p style="text-align: center;">Table 6-2. Device Start-Up Modes</p> <table border="1"> <thead> <tr> <th>HW_SW_CTRL INPUT LEVEL⁽¹⁾</th> <th>START-UP MODE</th> <th>MODE DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>EEPROM + I²C (Soft pin mode)</td> <td>Registers are initialized from EEPROM, and I²C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b) • GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high) • STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output </td> </tr> <tr> <td>Float (V_{IM})</td> <td>EEPROM + SPI (Soft pin mode)</td> <td>Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS: SPI Chip Select (SCS) • GPIO2/SDO/FINC: SPI Data Out (SDO) </td> </tr> <tr> <td>1</td> <td>ROM + I²C (Hard pin mode)</td> <td>Registers are initialized from the ROM page selected by GPIO pins, and I²C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR. • After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0. </td> </tr> </tbody> </table> <p>⁽¹⁾ The input levels on these pins are sampled only during POR. ⁽²⁾ FINC and FDEC pins are only available when DCO mode and GPIO pin control are enabled by registers.</p>	HW_SW_CTRL INPUT LEVEL ⁽¹⁾	START-UP MODE	MODE DESCRIPTION	0	EEPROM + I ² C (Soft pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b) • GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high) • STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output 	Float (V _{IM})	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS: SPI Chip Select (SCS) • GPIO2/SDO/FINC: SPI Data Out (SDO) 	1	ROM + I ² C (Hard pin mode)	Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR. • After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0. 		Tied low for EEPROM + I2C. Correct termination. No changes needed.
HW_SW_CTRL INPUT LEVEL ⁽¹⁾	START-UP MODE	MODE DESCRIPTION															
0	EEPROM + I ² C (Soft pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b) • GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high) • STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output 															
Float (V _{IM})	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS: SPI Chip Select (SCS) • GPIO2/SDO/FINC: SPI Data Out (SDO) 															
1	ROM + I ² C (Hard pin mode)	Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR. • After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0. 															
PDN	13	I	<p>Device power down (Active low).</p> <p>There are two methods for terminating the PDN pin.</p> <ol style="list-style-type: none"> 1. If all the VDD and VDDO pins are being supplied by the same 3.3 V supply rail, leave the PDN pin floating. 														

10.1.3.3 Powering Up From a Single-Supply Rail

As long as all VDD core supplies are driven by the same 3.3-V supply rail that ramp in a monotonic manner from 0 V to 3.135 V, irrespective of the ramp time, then there is no requirement to add a capacitor on the PDN pin to externally delay the device power-up sequence. As shown in Figure 10-2, the PDN pin can be left floating or otherwise driven by a system host to meet the clock sequencing requirements in the system.




Figure 10-2. Recommendation for Power Up From a Single-Supply Rail

- If the VDD and VDDO pins are driven from different supply sources, place a 0.01 uF capacitor on the PDN pin.

10.1.3.4 Power Up From Split-Supply Rails

If some VDD core supplies are driven from different supply rails, TI recommends to start the PLL calibration after all of the core supplies have ramped above 3.135 V. This can be realized by delaying the PDN low-to-high transition. The PDN input incorporates a 200-kΩ resistor to VDD_IN and as shown in Figure 10-3, a capacitor from the PDN pin to GND can be used to form an R-C time constant with the internal pullup resistor. This R-C time constant can be designed to delay the low-to-high transition of PDN until all the core supplies have ramped above 3.135 V.

Alternatively, the PDN pin can be driven high by a system host or power management device to delay the device power-up sequence until all VDD supplies have ramped.






Figure 10-3. Recommendation for Power Up From Split-Supply Rails

The PDN pin has an internal pull up, so external pull up is not required. Remove the 10 kohm to VCC.

Since you are powering up the VDD and VDDO with separate supplies, please place a 0.01 uF to GND on the PDN pin. This is the only termination required.

SDA/SDI	25	I/O	<p>SPI or I²C Data (SDA)</p> <p>For the SPI interface:</p> <ol style="list-style-type: none"> 1. Place a 100-ohm series resistor 2. Place a 33-pF capacitor to GND <p>For the I2C interface:</p> <ol style="list-style-type: none"> 1. Place a 4.7 kohm resistor tied to V_{cc} 	<p>SPI Interface:</p>  <p>Input filters recommended for SPI communication to prevent cross-contamination to APLL2 VCO through LF2 pin; not required for I2C</p>	<p>Pull up placed. No changes needed.</p>
SCL/SCK	26	I	<p>SPI or I²C Clock (SCL)</p> <p>For the SPI interface:</p> <ol style="list-style-type: none"> 1. Place a 100-ohm series resistor 2. Place a 33-pF capacitor to GND <p>For the I2C interface:</p> <ol style="list-style-type: none"> 1. Place a 4.7 kohm resistor tied to V_{cc} 	<p>I2C Interface:</p> 	<p>Pull up placed. No changes needed.</p>

GPIO0/SYNCN	12	I	<p>Please observe the table below to determine what setting is selected for each termination.</p> <p>6.1 Device Start-Up Modes</p> <p>The HW_SW_CTRL input pin selects the device start-up mode that determines the memory page (EEPROM or ROM) used to initialize the registers, the serial interface, and the logic pin functions at power-on reset. The initial register settings determine the frequency configuration of the device on start-up. After start-up, the device registers can be accessed through the serial interface for device monitoring and programming, and the logic pins will function as defined by the selected mode.</p> <p style="text-align: center;">Table 6-2. Device Start-Up Modes</p> <table border="1" data-bbox="735 475 1786 1035"> <thead> <tr> <th data-bbox="735 475 880 523">HW_SW_CTRL INPUT LEVEL⁽¹⁾</th> <th data-bbox="889 475 1018 523">START-UP MODE</th> <th data-bbox="1026 475 1786 523">MODE DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td data-bbox="735 529 880 710">0</td> <td data-bbox="889 529 1018 710">EEPROM + I²C (Soft pin mode)</td> <td data-bbox="1026 529 1786 710">Registers are initialized from EEPROM, and I²C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b) • GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high) • STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output </td> </tr> <tr> <td data-bbox="735 716 880 871">Float (V_{IM})</td> <td data-bbox="889 716 1018 871">EEPROM + SPI (Soft pin mode)</td> <td data-bbox="1026 716 1786 871">Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS: SPI Chip Select (SCS) • GPIO2/SDO/FINC: SPI Data Out (SDO) </td> </tr> <tr> <td data-bbox="735 877 880 1035">1</td> <td data-bbox="889 877 1018 1035">ROM + I²C (Hard pin mode)</td> <td data-bbox="1026 877 1786 1035">Registers are initialized from the ROM page selected by GPIO pins, and I²C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR. • After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0. </td> </tr> </tbody> </table> <p data-bbox="735 1051 1566 1093">(1) The input levels on these pins are sampled only during POR. (2) FINC and FDEC pins are only available when DCO mode and GPIO pin control are enabled by registers.</p>	HW_SW_CTRL INPUT LEVEL ⁽¹⁾	START-UP MODE	MODE DESCRIPTION	0	EEPROM + I ² C (Soft pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b) • GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high) • STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output 	Float (V _{IM})	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS: SPI Chip Select (SCS) • GPIO2/SDO/FINC: SPI Data Out (SDO) 	1	ROM + I ² C (Hard pin mode)	Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR. • After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0. 	<p>If you do not plan to use the SYNCN feature for output clock synchronization, please place a pull up.</p>
HW_SW_CTRL INPUT LEVEL ⁽¹⁾	START-UP MODE	MODE DESCRIPTION														
0	EEPROM + I ² C (Soft pin mode)	Registers are initialized from EEPROM, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS ⁽¹⁾: I²C Address LSB Select (Low = 00b, Float = 01b, High = 10b) • GPIO2/SDO/FINC ⁽²⁾: DPLL DCO Frequency Increment (active high) • STATUS1/FDEC ⁽²⁾: DPLL DCO Frequency Decrement (active high), or Status output 														
Float (V _{IM})	EEPROM + SPI (Soft pin mode)	Registers are initialized from EEPROM, and SPI interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: SPI Data In (SDI), SPI Clock (SCK) • GPIO0/SYNCN: Output SYNC Input (active low). Pull up externally if not used. • GPIO1/SCS: SPI Chip Select (SCS) • GPIO2/SDO/FINC: SPI Data Out (SDO) 														
1	ROM + I ² C (Hard pin mode)	Registers are initialized from the ROM page selected by GPIO pins, and I ² C interface is enabled. Logic pins: <ul style="list-style-type: none"> • SDA/SDI, SCL/SCK: I²C Data, I²C Clock (open-drain) • GPIO[2:0] ⁽¹⁾: ROM Page Select Inputs (000b to 111b) during POR. • After POR, GPIO2/SDO/FINC and STATUS1/FDEC pins can function the same as for HW_SW_CTRL = 0. 														
GPIO1/SCS	24	I		<p>GPIO1 is used to select the I2C address LSBs. Please tie to GND, leave floating, or tie to VCC.</p>												
GPIO2/SDO/FINC	30	I/O		<p>If GPIO2 is not used, please leave floating.</p>												
STATUS0	1	I/O	<p>Each output has programmable status signal selection, driver type (3.3-V LVCMOS or open-drain), and status polarity. Open-drain requires an external pullup resistor. Leave pin floating if unused. In I2C mode, the STATUS1/FDEC pin can function as a DCO mode control input pin. See Table 6-2 above for more details.</p>	<p>Correct termination. No changes needed.</p>												
STATUS1/FDEC	2	I/O		<p>Correct termination. No changes needed.</p>												
REFSEL	8	I	<p>REFSEL can be tied to GND, tied to VCC, or left floating.</p> <ol style="list-style-type: none"> 1. REFSEL = 0 (select PRIREF as input) 2. REFSEL = 1 (select SECREF as input) 3. REFSEL = Float or VIM (Auto Select input) <p>This control pin must be enabled by register default or programming. Leave pin floating if unused.</p>	<p>REFSEL left floating for auto select input. No changes needed.</p>												