

PLL – Test

PLL – LMX2594

- ◆ Crystal Clock Measurement
- ◆ PLL Measurement






Figure 7. Closed-Loop Phase Noise at 8 GHz



TCXO - TB612

Part Number : TB612-100.0M


TVB	5	0	4	- 010.0M
Type / Package TCXO / VCTCXO Series TB = 5.0x7.0 mm 10 Pads TVB = 5.0x7.0 mm 4 Pads	Temperature Range 3 = 0 to 85 °C 5 = 0 to 70°C 6 = -40 to 85°C 7 = -20 to 70°C	Frequency Stability 0 = ±0.28 ppm 1 = ±0.50 ppm 2 = ±1.00 ppm 3 = ±2.00 ppm	Features 2 = TCXO, LVCMOS, 3.3 Vdc 3 = TCXO, Clipped Sinewave, 3.3 Vdc 4 = VCTCXO, LVCMOS, 3.3 Vdc 5 = VCTCXO, Clipped Sinewave, 3.3 Vdc 9 = VCTCXO, LVCMOS, 3.3V with reduced pull range	Output Frequency Frequency Format -xxx.xM Min* -xxx.xxxxxM Max* *Minimum of 1 digit after the decimal point, and Maximum of 6




Typical SSB Phase Noise

For Fo	10.0 MHz	50.0 MHz	100.0 MHz	
@ 10 Hz offset	-98	-70	-60	dBc/Hz
@ 100 Hz offset	-125	-100	-91	dBc/Hz
@ 1 KHz offset	-143	-122	-119	dBc/Hz
@ 10 KHz offset	-151	-145	-142	dBc/Hz
@ 100 KHz offset	-152	-150	-153	dBc/Hz
@ 1 MHz offset	-155	-152	-153	dBc/Hz


PLL Test PCB Power Rail



Loop Filter




Configured Register Setup



Note:

- We exported the raw register data from Tics-Pro and send it through Arduino.

Test Setup




Note:



- We used Arduino + Python to send the register data

TCXO – Phase Noise

Frequency offset	Data Sheet	Measurement	Units
10Hz	-60	-73	dBc/Hz
100Hz	-91	-100	dBc/Hz
1kHz	-119	-123	dBc/Hz
10kHz	-142	-131	dBc/Hz
100kHz	-153	-130	dBc/Hz
1MHz	-153	-145	dBc/Hz



PLL Phase Noise



1. Machines Used

Power Supply - Keithley 2231A-30-3

Signal Analyzer - Keysight PXA Signal Analyzer N9030B

Note:

- We measured Both IC's, both results are same. But, the Phase noise is not good at Low Frequency compared to the datasheet.
- Also, let me know if any issue in my Test setup or Layout or schematic. I amWaiting for you valuable Timed Reply.



Thank You