



Clock Generator



Note.

1. PPS0801 GPIO 10/11 控制 clk gen (pin 3 & 4) 控制 clk gen 0-25%
2. clk gen (pin 1) 用PWR或者VPR GPIO加上pc delay线路拉 LOW 控制 clk gen output 0 输出给 Mux

REF_CLK	BUF_SEL/12C	12C address
LOW	LOW	0x68
LOW	HIGH	0x69

REF_CLK	MODE
LOW	12C MODE
HIGH	OFF MODE

CLKIN_SEL_t1	CLKIN0	CLKIN1
LOW	V	X
MID (NOTE1)	X	V
HIGH	X	V

NOTE1: MID mode (1.8V)
CLKIN in for CLK0 & CLK1 out
CLKIN1 in for CLK2 & CLK3 out

- Note.
- GPIO 23 控制 Mux (pin 8) · 控制 Mux CLKING /1
 - CLKIN 0 default Clk gen · CLKIN 1 default Host REFCLK

ROUTSEL	BUF_SEL
LOW	85 Ω
HIGH	100 Ω

NOTE: 需要額外跟LAYOUT說明Bypass MUX的電阻需要lay在BOT side for減少殘影影響訊號品質

vEMB_EN	SMB_Function	PIN 8	PIN 9
LOW	X	CLKIN_SEL_t1	OE3#
HIGH	V	SMB_DATA	SMB_CLK

*OE# Output Enable for CLK1 Active Low

OE0對應CLK0, OE1對應CLK1以此類推

