

Reference Pro

| Revision History | |
|------------------|-------|
| Revision | Notes |
| | |

DIMENSIONS:

- Rectangular shape with height minimized (SMA spacing + board stand offs)
- Final PCB thickness 62 mil +/- 10% ****

STACKUP:

- Layer 1: Device layer, Power/GPIO Jumper/Switches, RF microstrip from DUT to SMA, USB connector, Silkscreens + Labeling
===== FR4: 8 mil
- Layer 2: Ground Plane
===== FR4: 38 mil
- Layer 3: Split Power planes for USB circuitry and DUT circuitry
===== FR4: 8
- Layer 4: USB circuitry

Controlled Impedance Traces

- TOP: 13 mil traces to be 50 ohm Zo +/- 5% reference to L2

HARDWARE AND MARKINGS

LAYOUT NOTE:
Place 4 standoffs at corners of board.

ASSEMBLY NOTES

ZZ1
Label Assembly Note
This Assembly Note is for PCB labels only

ZZ2
Assembly Note
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3
Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4
Assembly Note
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

ZZ5
Assembly Note
Default Shunt settings: SH1_2-3 means short Pins 2-3 of SUP2REG jumper.

ZZ6
Assembly Note
Default Shunt settings: SH2_2-3 means short Pins 2-3 of SUP2LMK jumper.



ZZ7
Assembly Note
Default Shunt settings: SH3_2-3 means short Pins 2-3 of OE jumper.

ZZ8
Assembly Note
Default Shunt settings: SH4_2-1 means short Pins 1-2 of OS jumper.





ZZ9
Assembly Note
Default Shunt settings: SH5_2-1 means short Pins 1-2 of FS0 jumper.

ZZ10
Assembly Note
Default Shunt settings: SH6_2-1 means short Pins 1-2 of FS1 jumper.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



Default:
LMK61E2 with I2C.

FOR LMK61E2 Board
 1) Shared ports for GPIO0,GPIO1 & I2C (SDA AND SCL)
 -Populate J7 & J8, R10b,R11b. DNP: R10,R10a,R11,R11a
 2) Different ports for SDA and SCL
 - J7 & J8 DNP. Populate R10,R11, R10a,R11a,R10b,R11b

FOR LMK61PD0A2 Board
 1) Populate R10& R11.
 -DNP J7 & J8,R10b,R11b

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.