




- LMK04828B
- User Controls
- Raw Registers
- Set Modes
- CLKin and PLLs
- SYNC/SYSREF
- Clock Outputs
- Current Calculator
- Other
- Burst Mode

General Context

Field Name: CLKin\_SEL1\_MUX  
 Register Name: R329  
 Start Bit: 3  
 Stop Bit : 5  
 Length : 3  
 Description: Selects which signal to output IO pin




Wrote Register R353 (0x161) as 0x01 6101  
 Wrote Register R354 (0x162) as 0x01 6225  
 Wrote Register R364 (0x16C) as 0x01 6C00

Connection Mode: **Device Not Connected**  
 Protocol: SPI  
 Serial #: n/a

- LMK04828B
- User Controls
- Raw Registers
- Set Modes
- CLKin and PLLs
- SYNC/SYSREF
- Clock Outputs
- Current Calculator
- Other
- Burst Mode

General Context

Field Name: SDCLKout13\_MUX  
 Register Name: R308  
 Start Bit: 5  
 Stop Bit : 5  
 Length : 1  
 Description: Select Device Clock for SYSREF output (0) or SYSREF clock source (1) CLKout13



- JESD Ref clock to FPGA
- FPGA system clock
- ADC clock
- ADC SYSREF


Wrote Register R304 (0x130) as 0x01 300F  
 Wrote Register R310 (0x136) as 0x01 36F1  
 Wrote Register R311 (0x137) as 0x01 3706

Connection Mode: **Device Not Connected**  
 Protocol: SPI  
 Serial #: n/a

- LMK04828B
- User Controls
- Raw Registers
- Set Modes
- CLKin and PLLs
- SYNC/SYSREF
- Clock Outputs
- Current Calculator
- Other
- Burst Mode

General Context


Field Name: SDCLKout13\_MUX  
 Register Name: R308  
 Start Bit: 5  
 Stop Bit: 5  
 Length: 1  
 Description: Select Device Clock for SYSREF output (0) or SYSREF clock source (1) CLKout13



- FPGA 160 MHz
- FPGA SYSREF
- DAC clock
- FPGA clock to match DAC clock
- PCIe clock to FPGA
- PCIe clock to CPU

Wrote Register R304 (0x130) as 0x01 300F  
 Wrote Register R310 (0x136) as 0x01 36F1  
 Wrote Register R311 (0x137) as 0x01 3706

Connection Mode: **Device Not Connected**  
 Protocol: SPI  
 Serial #: n/a



Select Device **Filter Designer** Phase Noise Bode Plot

Simulation Shown: Phase Noise

**Filter Architecture**  
Filter Order: 4th Order  
Filter Type: Passive

**Filter Parameters**  
Auto Parameter Strategy: Optimize Jitter

**Calculate Loop Filter**

	Design Target	Min	Max	Actual
Loop Bandwidth	254.7527 kHz	0.01	100	254.7229 kHz
Phase Margin	73.8 deg	1	89	87.4486 deg
Gamma	10.192	0.01	50	0.5782
T3/T1 Ratio	4.461 %	0	100	0 %
T4/T3 Ratio	0 %	0	100	0 %
Min. High Order Cap	0 pF			10 pF

**Design Warnings**  
VCOCap/MinHighCap Restrict BW

**Restrict Components**

C1	nF	R2	kΩ
C2	nF	R3	0.2 kΩ
C3	0.01 nF	R4	0.2 kΩ
C4	0.01 nF		

**Filter Optimizer**



Setup Conditions other Tabs


Optimize: Jitter (fs) 130

Parameter	Achieved	Limit
Jitter (fs)	130	50
Disabled		
Disabled		
Disabled		
Disabled		

Filter Parameters Time: [Slider]

Restrict Components Time: [Slider]





**Graph Settings**

Points: 101  Autoscale Axes

X Axis: 0.001 to 80 MHz  
 Y Axis: -200 to -120 dBc/Hz

Load Comparison Trace

**Integrated Noise**

Lower Limit	1 kHz
Upper Limit	20 MHz
RMS Jitter	130 fs

**Other Noise Metrics**

RMS Phase Error	0.007 deg
EVM	.012 %
Integrated Noise	1.707e-8
SNR	-77.7 dBc/Hz
Avg Noise Floor	-153.7 dBc/Hz

**Other Noise Sources**

Include Spurs  
 Enable Loop Filter Noise  
 Enable Distribution Path Noise

**Output/Distribution Path Metrics**

1/f (Total)	-1000 dBc/Hz
Floor (DistPath)	-158.1 dBc/Hz
Floor (Div/Mult)	-1000 dBc/Hz

**OSC, PLL, and VCO Noise**

Input Source (OSC) Noise

Disable  
 Use Metrics  
 Load Data

**VCO Noise**

Disable  
 Use Metrics  
 Load Data

Noise Metrics (dBc/Hz)	
1/f <sup>3</sup>	-155.08
1/f <sup>2</sup>	-139.76
Floor	-160.81

**PLL Noise**

Disable  
 Use Metrics  
 Load Data

Manual Override

Noise Metrics (dBc/Hz)	
Figure of Merit	-227.5
Normalized 1/f	-125
Fractional	-1000


**Total Phase Noise at Offsets**

Offset (kHz)	Noise
MKR1	0.1 -120.9
MKR2	1 -130.5
MKR3	10 -135.9
MKR4	100 -139.5
MKR5	1000 -151
MKR6	10000 -157.9


**Crossover Metrics**


InBand to VCO	224.7 kHz
PLL 1/f to Floor	14.2 kHz
VCO 1/f <sup>3</sup> to 1/f <sup>2</sup>	29.4 kHz
VCO 1/f <sup>2</sup> to Floor	11.3 MHz

Phase Noise at 160 MHz



PLL Phase Noise Decomposition at 160 MHz





**Graph Settings**

Points: 101  
 Autoscale Axes  
 X Axis: min 0.001, max 100 MHz  
 Y Axis: min -100, max 100 dB/degrees

**Loop Filter Characteristics**

Loop Bandwidth	254.72292 kHz
Phase Margin	87.4486 deg
Gamma	.5782
T3/T1 Ratio	%
T4/T3 Ratio	%
Gain Margin	1000 dB
Damping Factor	0.5112613 dB
Natural Frequency	249.11223 kHz

**Bode Plot Markers**

Offset (kHz)	VCO Gain (dB)	Open Loop (dB)	Closed Loop (dB)
1	-65.3	65.3	29.5
10	-29.8	29.9	29.7
100	-8.5	8.1	29.2
1000	-0.1	-11.9	17.5
10000	0.1	-33.4	-3.7

**Closed Loop Poles**

	Real	Imaginary	Frequency
p0	-5.722e-4	0e0	2.7814e-1 s/kHz
p1	-4.9038e7	1.1204e11	1.4205e-15 s/kHz
p2	-4.9038e7	-1.1204e11	1.4205e-15 s/kHz
p3	0	0	n/a s/kHz

**Poles and Time Constants**

	Design Target	Actual		Design Target	Actual
T2	2.4231e-5	2.214e-5 s	T2	6.5682e0	7.1886e0 kHz
T1	2.0623e-2	1.0196e-8 s	T1	7.7174e-3	1.5609e4 kHz
T3	9.1999e-4	0 s	T3	1.73e-1	n/a kHz
T4	0	0 s	T4	n/a	n/a kHz

