

6.6 Clock driver Characteristics

Table 83 — Clock driver Characteristics at application frequency (frequency band 1)

Symbol	Parameter	Conditions	DDR4-1600/1866/2133		DDR4-2400/2666/3200		Unit
			Min	Max	Min	Max	
$t_{jit(cc+)}$	Cycle-to-cycle period jitter		0	$0.025 \times t_{CK}$	0	$0.025 \times t_{CK}$	ps
$t_{jit(cc-)}$			0	$0.025 \times t_{CK}$	0	$0.025 \times t_{CK}$	ps
t_{STAB}	Stabilization time	CK_t/CK_c stable	-	5	-	5	ms
t_{CKsk}	Fractional Clock Output Skew ¹			10		10	ps
$t_{jit(per)}$	Yn Clock Period jitter		$-0.025 \times t_{CK}$	$0.025 \times t_{CK}$	$-0.025 \times t_{CK}$	$0.025 \times t_{CK}$	ps
$t_{jit(hper)}$	Half period jitter		$-0.032 \times t_{CK}$	$0.032 \times t_{CK}$	$-0.032 \times t_{CK}$	$0.032 \times t_{CK}$	ps
$t_{PW,H/L}$ ²	Yn_t/Yn_c Pulse Width duration						ns
t_{QSK1} ³	Qn Output to clock tolerance		$-0.125 \times t_{CK}$	$0.125 \times t_{CK}$	$-0.125 \times t_{CK}$	$0.125 \times t_{CK}$	ps
t_{staoff} ⁴	Clock delay through the register between the input clock and output clock ⁵		$t_{PDM(min)} + 1/2 \times t_{CK}$	$t_{PDM(max)} + 1/2 \times t_{CK}$	$t_{PDM(min)} + 1/2 \times t_{CK}$	$t_{PDM(max)} + 1/2 \times t_{CK}$	ns
t_{dynoff} ⁶	Maximum re-driven dynamic clock offset ⁷		-	50	-	45	ps