

Using LMK04828 as JESD204B Fan-out


2016-01-08

Quick summary of setup time measurements. Setup time from CLKin0 (SYSREF in) to CLKin1 (Device Clock in).

Description of Traces

- CH1 – Yellow – Is a 10 MHz reference
 - Triggered clock.
- CH2 – Cyan – Is CLKIn1 at 3 GHz
- CH3 – Magenta – Input from SYSREF
 - This signal timing is adjusted using the phase delay option on the signal generator.
- CH4 – Green – Output from SYSREF of DUT LMK0482x.
 - When this signal jumps one 3 GHz device clock cycle, the LMK04828 timing has slipped and moved to the next 'valid window.'

Test Setup



- LMK0482x SRC was setup for direct fan-out of
 - CLKin0 → SDCLKoutY and
 - CLKin1 → DCLKoutX
- In setup process:
 - CH2 is de-skewed to have the same timing as probing input of CLKin1
 - Phase of CH3 is de-skewed to have the same timing as probing input of CLKin0

Data Summary of room temp data

	Absolute Time	Timing Window
Before start of window	6327.0 ps	
Invalid timing window (setup/hold time)		16.2 ps
At start of window	6343.2 ps	
VALID timing window		314.1 ps
At end of window	6657.3 ps	
Invalid timing window (setup/hold time)		19.9 ps
At beginning of next window	6677.2 ps	

At 3 GHz, clock period is $333 + 1/3$ ps.

$333.3 \text{ ps} - 314.1 \text{ ps} = 19.2 \text{ ps}$ invalid window (setup/hold time).

Conclusion, about a 20 ps setup/hold time was measured at 3 GHz.

This setup/hold time should not be impacted by frequency but should be increased for PVT variation.

Centering rising edge of SYNC on falling edge of 3 GHz clock appears to be optimum.

Before start of window, 6.3269916 ns



At end of window, 6.6573149 ns

Note constant phase output of SYSREF to prior slide



At beginning of next window, 6.6771549 ns

