

Notes

LMK04828: TICS Pro

TICS Pro - LMK04828B

File USB communications Select Device Options Tools Default configuration Help

Write All Registers Read All Registers SYNC Dividers Powerdown DDLY Toggle SYNC_POL Calc Current

LMK04828B

- User Controls
- Raw Registers
- Set Modes
- CLKin and PLLs
- SYNC/SYSREF
- Clock Outputs
- Current Calculator
- Other
- Burst Mode

General Context

Field Name: SDCLKout11_DDLY

Register Name: R300

Start Bit: 1


Stop Bit: 4

Length: 4

Description: SYSREF digital delay (may be used together

Output	Frequency	Mode	SDCLKout*_PD
DCLKout4	100 MHz	LVDS	
SDCLKout5	100 MHz	LVDS	
DCLKout6	100 MHz	LCPECL	☒
SDCLKout7	100 MHz	LVDS	☒
DCLKout8	100 MHz	LVDS	
SDCLKout9	100 MHz	LVDS	☒

Schematic



LMK04828 Spec

VCC = 3.3

		(1600 or 2000 mvpp)		
1600-mVpp LVPECL CLOCK OUTPUTS (DCLKoutX and SDCLKoutY)				
V _{OH}	Output high voltage	DC measurement Termination = 50 Ω to V _{CC} - 2.0 V	V _{CC} - 1.04	V
V _{OL}	Output low voltage		V _{CC} - 1.80	V
V _{OD}	Output voltage Figure 9		760	[mV]
2000-mVpp LVPECL CLOCK OUTPUTS (DCLKoutX and SDCLKoutY)				
V _{OH}	Output high voltage	DC measurement Termination = 50 Ω to V _{CC} - 2.3 V	V _{CC} - 1.09	V
V _{OL}	Output low voltage		V _{CC} - 2.05	V
V _{OD}	Output voltage Figure 9		960	[mV]
LCPECL CLOCK OUTPUTS (DCLKoutX and SDCLKoutY)				
V _{OH}	Output high voltage	DC measurement Termination = 50 Ω to 0.5 V	1.57	V
V _{OL}	Output low voltage		0.62	V
V _{OD}	Output voltage Figure 9		950	[mV]

2.26

1.5

2.21

1.25

THS5641A Digital Input Spec

digital specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Interface						
V _{IH}	High-level input voltage	DV _{DD} = 5 V	3.5	5		V
		DV _{DD} = 3.3 V	2.1	3.3		
V _{IL}	Low-level input voltage	DV _{DD} = 5 V		0	1.3	V
		DV _{DD} = 3.3 V		0	0.9	
MODE and SLEEP		DV _{DD} = 3 V to 5.5 V	-15		15	