

TAS2770 I²S External Source

Applications Engineering – Low Power Audio & Actuators


Default On-Board Audio Source (USB)

- TDM format
 - FSYNC single bit pulse
- 8 channels (slots)
- 32-bit slot length
- 24-bit word length
- FSYNC = 48kHz
- SBCLK = $32*8*FSYNC = 12.288\text{MHz}$


Custom Input Data Requirements (External)

- I2S format
 - FSYNC 50%
- 2 channels
- 16-bit slot length
- 16-bit word length
- FSYNC = 44.1kHz
- SBCLK = $16 \times 2 \times \text{FSYNC} = 1.4112\text{MHz}$


Hardware Setup



Audio Source Configuration



Audio Source Configuration



Device Configuration (Advanced Mode)

Playback

Volume Control

Volume Ramp Rate

0.5 dB per 1 sample

Amplifier Level

TDM

Receiver

Transmitter

Edge polarity

Rising edge of SBCLK

Justification

Left

Sample Rate

44.1/48 kHz

Sample Ramp Rate

44.1 KHz

 Sample Rate Auto Detect

Playback Source

PCM**PDM** SBCLK / FS Auto Detect

SBCLK / FS Ratio

32

Frame Start Polarity

High to Low on FSYNC

Word Length

16 bits

Slot Length

16 bits

Receiver Offset

1

Left Channel Time Slot

0

Right Channel Time Slot


1

Slot Select Config

Mono with slot as I2C address



Special Note




TDM	Receiver	Transmitter
Edge polarity	Justification	
Rising edge of SBCLK	Left	
Frame Start Polarity	Word Length	Slot Length
High to Low on FSYNC	16 bits	16 bits
Receiver Offset	Left Channel Time Slot	Right Channel Time Slot
1	0	1
Slot Select Config		
Mono with slot as I2C address		

“Shift 1 bit left” is directly related to “Receiver Offset” configuration.
If “1 bit left” is un-checked, then receiver offset must be 0.


Custom Input Data Requirements (External)

- I2S format
 - FSYNC 50%
- 2 channels
- 16-bit slot length
- 32-bit word length
- FSYNC = 48kHz
- SBCLK = $32*2*FSYNC = 3.072\text{MHz}$


Hardware Setup



Audio Source Configuration



Audio Source Configuration



Device Configuration (Advanced Mode)

Playback

Volume Control	Volume Ramp Rate	Amplifier Level	TDM	Receiver	Transmitter
 0 dB	0.5 dB per 1 sample	 19.0 dBV	Edge polarity	Justification	
<input checked="" type="checkbox"/> Sample Rate Auto Detect	Sample Rate	Sample Ramp Rate	Rising edge of SBCLK	Left	
	44.1/48 kHz	48 KHz			
Playback Source	SBCLK / FS Ratio	Frame Start Polarity	Word Length	Slot Length	
PCM <input type="radio"/>	64	High to Low on FSYNC	16 bits	32 bits	
PDM <input type="radio"/>	<input type="checkbox"/> SBCLK / FS Auto Detect	Receiver Offset	Left Channel Time Slot	Right Channel Time Slot	
		1	0	1	
		Slot Select Config			
		Mono with slot as I ² C address			

